mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2025-05-02 22:25:00 -04:00
Remove redundant RAM address and data scrambling
The RAM address and data scrambling API was called twice, once before filling RAM with random values, and once after. Since moving to a significantly better PRNG (xorwow) this is now deemed unnecessary. See issue #225. This changes both FPGA and firmware hashes.
This commit is contained in:
parent
92712a11bf
commit
b4c525695a
3 changed files with 3 additions and 8 deletions
|
@ -1 +1 @@
|
|||
c0da9e30042b87e0acbb01c9faf135b604f3f3b8cc1c7f7cc426d926bba785c1 application_fpga.bin
|
||||
809eedf8a582b2b985292ea35102b6dd23c501202ea1c9c3b13dfdb4ff934e8e application_fpga.bin
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue