Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2025-01-12 07:59:26 -05:00
Code Issues Packages Projects Releases Wiki Activity

fpga: block control inputs to SPI-master, not external interface

Browse Source 
Signed-off-by: Joachim Strömbergson <joachim@assured.se>
This commit is contained in:
Joachim Strömbergson 2024-06-25 13:50:36 +02:00 committed by dehanj
parent 82c0c1459b
commit ac8bf9fa42
No known key found for this signature in database
GPG Key ID: 3707A9DBF4BB8F1A
1 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
hw/application_fpga/core/tk1/rtl/tk1.v
View File

@ -227,18 +227,18 @@ module tk1(
.clk(clk),
.reset_n(reset_n),
.spi_ss((spi_ss & ~spi_access_ok)),
.spi_sck((spi_sck & spi_access_ok)),
.spi_mosi((spi_mosi & spi_access_ok)),
.spi_miso((spi_miso & spi_access_ok)),
.spi_ss(spi_ss),
.spi_sck(spi_sck)),
.spi_mosi(spi_mosi),
.spi_miso(spi_miso),
.spi_enable((spi_enable & spi_access_ok)),
.spi_enable_vld((spi_enable_vld & spi_access_ok)),
.spi_start(spi_start),
.spi_start((spi_start & spi_access_ok)),
.spi_tx_data(spi_tx_data),
.spi_tx_data_vld(spi_tx_data_vld),
.spi_tx_data_vld((spi_tx_data_vld & spi_access_ok)),
.spi_rx_data(spi_rx_data),
.spi_ready(spi_ready)
.spi_ready((spi_ready & spi_access_ok))
);
`endif // INCLUDE_SPI_MASTER