Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2025-07-26 00:15:23 -04:00
Code Issues Projects Releases Packages Wiki Activity

testapp: Use tkey-libs crt0 and linker script

Browse source
This commit is contained in:
Michael Cardell Widerkrantz 2025-04-17 12:51:26 +02:00 • committed by Mikael Ågren
parent 3be9e8ab19
commit a9d3dd7242
No known key found for this signature in database
GPG key ID: E02DA3D397792C46
3 changed files with 2 additions and 120 deletions
Download patch file Download diff file Expand all files Collapse all files

5
hw/application_fpga/fw/testapp/Makefile
View file

@ -35,8 +35,8 @@ ASFLAGS = \
-mno-relax -mno-relax
LDFLAGS = \ LDFLAGS = \
-T $(P)/app.lds \ -T $(LIBDIR)/app.lds \
-L $(LIBDIR) -lcommon -L $(LIBDIR) -lcrt0 -lcommon
.PHONY: all .PHONY: all
all: testapp.bin all: testapp.bin
@ -54,7 +54,6 @@ TESTAPP_FMTFILES = *.[ch]
TESTAPP_OBJS = \ TESTAPP_OBJS = \
$(P)/main.o \ $(P)/main.o \
$(P)/crt0.o \
$(P)/syscall.o $(P)/syscall.o
testapp.elf: tkey-libs $(TESTAPP_OBJS) testapp.elf: tkey-libs $(TESTAPP_OBJS)

64
hw/application_fpga/fw/testapp/app.lds
View file

@ -1,64 +0,0 @@
/*
* SPDX-FileCopyrightText: 2022 Tillitis AB <tillitis.se>
* SPDX-License-Identifier: BSD-2-Clause
*/
OUTPUT_ARCH( "riscv" )
ENTRY(_start)
MEMORY
{
RAM (rwx) : ORIGIN = 0x40000000, LENGTH = 0x20000 /* 128 KB */
}
SECTIONS
{
.text.init :
{
*(.text.init)
} >RAM
.text :
{
. = ALIGN(4);
*(.text) /* .text sections (code) */
*(.text*) /* .text* sections (code) */
*(.rodata) /* .rodata sections (constants, strings, etc.) */
*(.rodata*) /* .rodata* sections (constants, strings, etc.) */
*(.srodata) /* .rodata sections (constants, strings, etc.) */
*(.srodata*) /* .rodata* sections (constants, strings, etc.) */
. = ALIGN(4);
_etext = .;
_sidata = _etext;
} >RAM
.data : AT (_etext)
{
. = ALIGN(4);
_sdata = .;
. = ALIGN(4);
*(.data) /* .data sections */
*(.data*) /* .data* sections */
*(.sdata) /* .sdata sections */
*(.sdata*) /* .sdata* sections */
. = ALIGN(4);
_edata = .;
} >RAM
/* Uninitialized data section */
.bss :
{
. = ALIGN(4);
_sbss = .;
*(.bss)
*(.bss*)
*(.sbss)
*(.sbss*)
*(COMMON)
. = ALIGN(4);
_ebss = .;
} >RAM
/* libcrt0/crt0.S inits stack to start just below end of RAM */
}

53
hw/application_fpga/fw/testapp/crt0.S
View file

@ -1,53 +0,0 @@
// SPDX-FileCopyrightText: 2022 Tillitis AB <tillitis.se>
// SPDX-License-Identifier: BSD-2-Clause
.section ".text.init"
.global _start
_start:
li x1, 0
li x2, 0
li x3, 0
li x4, 0
li x5, 0
li x6, 0
li x7, 0
li x8, 0
li x9, 0
li x10,0
li x11,0
li x12,0
li x13,0
li x14,0
li x15,0
li x16,0
li x17,0
li x18,0
li x19,0
li x20,0
li x21,0
li x22,0
li x23,0
li x24,0
li x25,0
li x26,0
li x27,0
li x28,0
li x29,0
li x30,0
li x31,0
/* init stack below 0x40020000 (TK1_RAM_BASE+TK1_RAM_SIZE) */
li sp, 0x4001fff0
/* zero-init bss section */
la a0, _sbss
la a1, _ebss
bge a0, a1, end_init_bss
loop_init_bss:
sw zero, 0(a0)
addi a0, a0, 4
blt a0, a1, loop_init_bss
end_init_bss:
call main