mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2025-05-02 22:25:00 -04:00
fpga/fw: Rename system_mode to app_mode
Rename `system_mode` to `app_mode` as to not confuse it with syscall or firmware mode. When `app_mode` is `1`/`true` we are in app mode.
This commit is contained in:
parent
19ae709c81
commit
97de5e68fd
14 changed files with 84 additions and 84 deletions
|
@ -153,7 +153,7 @@ module application_fpga (
|
|||
reg [31 : 0] tk1_write_data;
|
||||
wire [31 : 0] tk1_read_data;
|
||||
wire tk1_ready;
|
||||
wire system_mode;
|
||||
wire app_mode;
|
||||
wire force_trap;
|
||||
wire [14 : 0] ram_addr_rand;
|
||||
wire [31 : 0] ram_data_rand;
|
||||
|
@ -254,7 +254,7 @@ module application_fpga (
|
|||
.clk(clk),
|
||||
.reset_n(reset_n),
|
||||
|
||||
.system_mode(system_mode),
|
||||
.app_mode(app_mode),
|
||||
|
||||
.cs(fw_ram_cs),
|
||||
.we(fw_ram_we),
|
||||
|
@ -294,7 +294,7 @@ module application_fpga (
|
|||
.clk(clk),
|
||||
.reset_n(reset_n),
|
||||
|
||||
.system_mode(system_mode),
|
||||
.app_mode(app_mode),
|
||||
|
||||
.cs(uds_cs),
|
||||
.address(uds_address),
|
||||
|
@ -340,7 +340,7 @@ module application_fpga (
|
|||
.clk(clk),
|
||||
.reset_n(reset_n),
|
||||
|
||||
.system_mode(system_mode),
|
||||
.app_mode(app_mode),
|
||||
|
||||
.cpu_addr (cpu_addr),
|
||||
.cpu_instr (cpu_instr),
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue