mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2025-05-02 06:06:24 -04:00
fpga: Fix nits in constant value specification
Remove the preceeding zero in the constant expression that cause the simulator to warn about incorrect bit size. Signed-off-by: Joachim Strömbergson <joachim@assured.se>
This commit is contained in:
parent
d297514e7e
commit
816718307f
1 changed files with 1 additions and 1 deletions
|
@ -392,7 +392,7 @@ module tk1(
|
|||
force_trap_set = 1'h0;
|
||||
|
||||
if (cpu_valid) begin
|
||||
if (cpu_addr[31 : 30] == 2'h01 & |cpu_addr[29 : 17]) begin
|
||||
if (cpu_addr[31 : 30] == 2'h1 & |cpu_addr[29 : 17]) begin
|
||||
force_trap_set = 1'h1;
|
||||
end
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue