Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2025-05-02 14:16:28 -04:00
Code Issues Projects Releases Packages Wiki Activity

Feed CPU illegal instruction to trigger trap

Browse source 
Signed-off-by: Joachim Strömbergson <joachim@assured.se>
This commit is contained in:
Joachim Strömbergson 2023-02-28 16:17:27 +01:00 • committed by Daniel Lublin
parent 8ba97e16f3
commit 7612d00ccf
No known key found for this signature in database
GPG key ID: 75BD0FEB8D3E7830
2 changed files with 12 additions and 26 deletions
Download patch file Download diff file Expand all files Collapse all files

13
hw/application_fpga/rtl/application_fpga.v
View file

@ -51,6 +51,9 @@ module application_fpga(
localparam FW_RAM_PREFIX = 6'h10;
localparam TK1_PREFIX = 6'h3f;
// Instruction used to cause a trap.
localparam ILLEGAL_INSTRUCTION = 32'h0;
//----------------------------------------------------------------
// Registers, memories with associated wires.
@ -151,8 +154,7 @@ module application_fpga(
wire [31 : 0] tk1_read_data;
wire tk1_ready;
wire fw_app_mode;
wire force_jump;
wire [31 : 0] jump_instr;
wire force_trap;
//----------------------------------------------------------------
@ -320,8 +322,7 @@ module application_fpga(
.cpu_addr(cpu_addr),
.cpu_instr(cpu_instr),
.cpu_valid(cpu_valid),
.force_jump(force_jump),
.jump_instr(jump_instr),
.force_trap(force_trap),
.led_r(led_r),
.led_g(led_g),
@ -415,8 +416,8 @@ module application_fpga(
tk1_write_data = cpu_wdata;
if (cpu_valid && !muxed_ready_reg) begin
if (force_jump) begin
muxed_rdata_new = jump_instr;
if (force_trap) begin
muxed_rdata_new = ILLEGAL_INSTRUCTION;
muxed_ready_new = 1'h1;
end
else begin