mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2024-12-20 05:14:29 -05:00
Add block diagram image
Signed-off-by: Joachim Strömbergson <joachim@assured.se>
This commit is contained in:
parent
f87e12d1bb
commit
2233c18511
BIN
doc/images/application_fpga_block_diagram.png
Normal file
BIN
doc/images/application_fpga_block_diagram.png
Normal file
Binary file not shown.
After Width: | Height: | Size: 173 KiB |
39
doc/system_description/fpga.md
Normal file
39
doc/system_description/fpga.md
Normal file
@ -0,0 +1,39 @@
|
|||||||
|
# The TKey FPGA
|
||||||
|
|
||||||
|
## Introduction
|
||||||
|
The TKey
|
||||||
|
|
||||||
|
![The Application FPGA block diagram](../images/application_fpga_block_diagram.png)
|
||||||
|
|
||||||
|
|
||||||
|
### Top level
|
||||||
|
|
||||||
|
|
||||||
|
### Cores
|
||||||
|
|
||||||
|
#### Clock and reset
|
||||||
|
|
||||||
|
|
||||||
|
#### CPU
|
||||||
|
PicoRV32.
|
||||||
|
|
||||||
|
|
||||||
|
#### FW ROM
|
||||||
|
|
||||||
|
|
||||||
|
#### FW RAM
|
||||||
|
|
||||||
|
|
||||||
|
#### Application RAM
|
||||||
|
|
||||||
|
|
||||||
|
#### Timer
|
||||||
|
|
||||||
|
|
||||||
|
#### UART
|
||||||
|
|
||||||
|
|
||||||
|
#### TRNG
|
||||||
|
|
||||||
|
|
||||||
|
#### TK1
|
Loading…
Reference in New Issue
Block a user