mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2025-02-23 16:19:51 -05:00
40 lines
297 B
Markdown
40 lines
297 B
Markdown
![]() |
# The TKey FPGA
|
||
|
|
||
|
## Introduction
|
||
|
The TKey
|
||
|
|
||
|

|
||
|
|
||
|
|
||
|
### Top level
|
||
|
|
||
|
|
||
|
### Cores
|
||
|
|
||
|
#### Clock and reset
|
||
|
|
||
|
|
||
|
#### CPU
|
||
|
PicoRV32.
|
||
|
|
||
|
|
||
|
#### FW ROM
|
||
|
|
||
|
|
||
|
#### FW RAM
|
||
|
|
||
|
|
||
|
#### Application RAM
|
||
|
|
||
|
|
||
|
#### Timer
|
||
|
|
||
|
|
||
|
#### UART
|
||
|
|
||
|
|
||
|
#### TRNG
|
||
|
|
||
|
|
||
|
#### TK1
|