Git-Mirrors/portapack-mayhem
1
0
Fork 0
mirror of https://github.com/eried/portapack-mayhem.git synced 2024-09-23 09:36:01 +00:00
Code Issues Packages Projects Releases Wiki Activity
1,340 Commits 2 Branches 436 Tags 434 MiB
1b9a569022
Commit Graph

18 Commits

Author SHA1 Message Date
Jared Boone
1b9a569022 SDC: Adjust clock/data timing and output drive to match SD specs, measurements. 2017-07-17 16:38:31 -07:00
Jared Boone
dd0048db8d Remove broken simd32_t type. 2017-05-03 09:58:07 +01:00
Jared Boone
05eb694c0a Introduce simd32_t type. 
Discontinue use of disagreeable __SIMD #define.
 2017-01-06 16:57:36 -08:00
Jared Boone
c8af6dcd70 Add SMULL instruction inline function. 2016-08-10 09:53:35 -07:00
Jared Boone
2993f7be1d SDIO: Commit optional code to run at 50MHz. 2016-07-19 11:00:31 -07:00
Jared Boone
cf5ac441ae Add CMake firmware build system. 2016-06-30 12:02:43 -07:00
Jared Boone
72cc6569ca Use UM10503 (user manual) suggestion for SD delay config. 2016-05-06 15:04:53 -07:00
Jared Boone
01fc6b9bc9 Remove redundant values in I2C struct. 2016-04-26 16:17:53 -07:00
Jared Boone
1682f4700d Move SDC CCLK to 25MHz 
If your card can't hack it, get a new card.
 2016-04-10 17:30:12 -07:00
Jared Boone
12939a0f82 Support larger SDC LLD transactions 
Use chained DMA buffers -- limit is now 16Kbytes, adjustable by LPC_SDC_SDIO_DESCRIPTOR_COUNT. More descriptors require more stack.
 2016-04-10 17:15:59 -07:00
Jared Boone
df6593ac91 SDC: Remove commented code 2016-04-09 21:34:28 -07:00
Jared Boone
34963c7f37 SDC: Auto-off clock when no transfer. 2016-04-09 21:33:46 -07:00
Jared Boone
9505d367c3 Add SMMULR "intrinsic". 2015-12-28 16:50:01 -08:00
Jared Boone
90cd2a6794 Improve argument and retval types for my M4 SIMD intrinsics. 2015-12-28 16:49:31 -08:00
Jared Boone
5408eb1042 Nuke duplicate peripheral pointer constants for C++ 
Turns out the reinterpret_cast idiom is no longer kosher in the standard.
 2015-12-16 21:21:45 -08:00
Jared Boone
5978c99c31 Add API to stop HAL SysTick counter. 2015-08-20 17:51:07 -07:00
Jared Boone
4e0de9c4ad Fix clock configuration for M4. 
M0 launches baseband, so M4 clock can be set to PLL1. Provide a way to configure that per project, set to correct values for baseband project.
 2015-08-14 12:21:49 -07:00
Jared Boone
dc6fee8370 Initial firmware commit. 2015-07-08 08:39:24 -07:00