Jared Boone
|
5d2ad9c1aa
|
SGPIO: Use pin constants when changing output enables.
|
2016-08-30 21:33:44 -07:00 |
|
Jared Boone
|
00c7cdf027
|
CPLD: Always clock SGPIO data on external clock rising edge.
|
2016-08-30 21:30:03 -07:00 |
|
Jared Boone
|
e2fe4b65d9
|
CPLD: Set DECIM1 as input to CPLD.
How did DECIM work before?! Now, decimate is no longer a feature, so this doesn't really matter. But tidying it up anyway.
|
2016-08-23 10:30:05 -07:00 |
|
Jared Boone
|
52c089c4df
|
SGPIO: Hi-Z data bus before setting direction pin.
Another tactic to avoid bus contention, however brief.
|
2016-08-13 16:46:02 -07:00 |
|
Jared Boone
|
62d2ae2336
|
SGPIO: Change bus direction more deliberately.
There may have been an instant where the CPLD and SGPIO were driving the bus simultaneously, when switching from TX to RX.
|
2016-08-13 16:42:39 -07:00 |
|
Jared Boone
|
43d6098c48
|
Move baseband_sgpio.* to common/.
It'll soon be used by M4 code, not M0. SGPIO baseband streaming needs to be tightly controlled by... the baseband!
|
2016-01-09 17:57:37 -08:00 |
|