Git-Mirrors/portapack-mayhem
1
0
Fork 0
mirror of https://github.com/eried/portapack-mayhem.git synced 2025-07-30 10:09:25 -04:00
Code Issues Projects Releases Packages Wiki Activity

POCSAG RX saves ignored address

Browse source 
Made AFSK code more generic (not tied to LCR)
Added modem presets and more options in AFSK setup
String-ized and simplified LCR UI code
Simplified AFSK baseband code, made to always work on 16bit words
This commit is contained in:
furrtek 2017-04-21 06:22:31 +01:00
parent eff96276c3
commit 90feadd9f5
28 changed files with 423 additions and 423 deletions
Download patch file Download diff file Expand all files Collapse all files

9
firmware/baseband/stream_output.cpp
View file

@ -48,7 +48,7 @@ size_t StreamOutput::read(void* const data, const size_t length) {
if( !active_buffer ) {
// We need a full buffer...
if( !fifo_buffers_full.out(active_buffer) ) {
// ...but none are available. Samples were dropped.
// ...but none are available. Hole in transmission (inform app and stop ?)
break;
}
}
@ -59,11 +59,12 @@ size_t StreamOutput::read(void* const data, const size_t length) {
if( active_buffer->is_empty() ) {
if( !fifo_buffers_empty.in(active_buffer) ) {
// FIFO is completly empty.
// Bail out of the loop, and try retrieving the buffer in the
// next pass.
// Empty buffers FIFO is already full.
// This should never happen if the number of buffers is less
// than the capacity of the FIFO.
break;
}
// Tell M0 (IRQ) that a buffer has been consumed.
active_buffer = nullptr;
creg::m4txevent::assert();
}