Git-Mirrors/portapack-mayhem
1
0
Fork 0
mirror of https://github.com/eried/portapack-mayhem.git synced 2025-07-30 18:19:08 -04:00
Code Issues Projects Releases Packages Wiki Activity

CPLD: Always clock SGPIO data on external clock rising edge.

Browse source
This commit is contained in:
Jared Boone 2016-08-30 21:30:03 -07:00
parent 337d5ebaea
commit 00c7cdf027
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
firmware/common/baseband_sgpio.cpp
View file

@ -282,7 +282,7 @@ constexpr CLK_CAPTURE_MODE data_clk_capture_mode(
) {
return (direction == Direction::Transmit)
? CLK_CAPTURE_MODE::RISING_CLOCK_EDGE
: CLK_CAPTURE_MODE::FALLING_CLOCK_EDGE
: CLK_CAPTURE_MODE::RISING_CLOCK_EDGE
;
}