portapack-mayhem/hardware/portapack_h1/portapack_h1.pro

64 lines
1.2 KiB
Prolog
Raw Normal View History

update=Mon 19 Jun 2017 03:56:47 PM PDT
version=1
last_client=kicad
[cvpcb]
version=1
NetIExt=net
[cvpcb/libraries]
EquName1=devcms
[general]
version=1
[eeschema]
version=1
LibDir=../../../library-kicad
[eeschema/libraries]
LibName1=portapack_h1-rescue
LibName2=hackrf_expansion
LibName3=passive
LibName4=supply
LibName5=trs_jack
LibName6=battery
LibName7=sd
LibName8=ck
LibName9=altera
LibName10=regulator
LibName11=tp
LibName12=header
LibName13=hole
LibName14=sharebrained
LibName15=fiducial
LibName16=eastrising
LibName17=on_semi
LibName18=asahi_kasei
LibName19=ti
LibName20=diode
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=portapack_h1.net
PadDrill=0
PadDrillOvalY=0
PadSizeH=2.25
PadSizeV=2.25
PcbTextSizeV=1.5
PcbTextSizeH=1.5
PcbTextThickness=0.3
ModuleTextSizeV=0.6095999999999999
ModuleTextSizeH=0.6095999999999999
ModuleTextSizeThickness=0.12
SolderMaskClearance=0.07619999999999999
SolderMaskMinWidth=0.1016
DrawSegmentWidth=0.1524
BoardOutlineThickness=0.09999999999999999
ModuleOutlineThickness=0.1524
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=Pcbnew
SpiceForceRefPrefix=0
SpiceUseNetNumbers=0
LabSize=60