mirror of
https://github.com/Divested-Mobile/DivestOS-Build.git
synced 2024-06-28 23:52:19 +00:00
14.1: Add back all devices that were moved to 15.1
This commit is contained in:
Tad
parent
746b695d6a
commit
5d4d12b324
|
|
@ -117,11 +117,33 @@
|
|||
<project path="device/fairphone/FP2" name="LineageOS/android_device_fairphone_FP2" remote="github" />
|
||||
<project path="kernel/fairphone/msm8974" name="LineageOS/android_kernel_fairphone_msm8974" remote="github" />
|
||||
|
||||
<!-- Google Pixel (marlin/sailfish) -->
|
||||
<project path="device/google/marlin" name="LineageOS/android_device_google_marlin" remote="github" />
|
||||
<project path="device/google/sailfish" name="LineageOS/android_device_google_sailfish" remote="github" />
|
||||
<project path="kernel/google/marlin" name="LineageOS/android_kernel_google_marlin" remote="github" />
|
||||
|
||||
<!-- HTC One (m8) -->
|
||||
<project path="device/htc/m8" name="LineageOS/android_device_htc_m8" remote="github" />
|
||||
<project path="device/htc/m8-common" name="LineageOS/android_device_htc_m8-common" remote="github" />
|
||||
<project path="device/htc/msm8974-common" name="LineageOS/android_device_htc_msm8974-common" remote="github" />
|
||||
<project path="kernel/htc/msm8974" name="LineageOS/android_kernel_htc_msm8974" remote="github" />
|
||||
|
||||
<!-- HTC One (m9) -->
|
||||
<project path="device/htc/himaul" name="LineageOS/android_device_htc_himaul" remote="github" />
|
||||
<project path="device/htc/hima-common" name="LineageOS/android_device_htc_hima-common" remote="github" />
|
||||
<project path="kernel/htc/msm8994" name="LineageOS/android_kernel_htc_msm8994" remote="github" />
|
||||
|
||||
<!-- LG G2 (d802) -->
|
||||
<project path="device/lge/g2-common" name="LineageOS/android_device_lge_g2-common" remote="github" />
|
||||
<project path="device/lge/d802" name="LineageOS/android_device_lge_d802" remote="github" />
|
||||
<project path="kernel/lge/msm8974" name="LineageOS/android_kernel_lge_msm8974" remote="github" />
|
||||
|
||||
<!-- LG G3 (d855) -->
|
||||
<project path="device/lge/g3-common" name="LineageOS/android_device_lge_g3-common" remote="github" />
|
||||
<project path="device/lge/d852" name="LineageOS/android_device_lge_d852" remote="github" />
|
||||
<project path="device/lge/d855" name="LineageOS/android_device_lge_d855" remote="github" />
|
||||
<project path="kernel/lge/g3" name="LineageOS/android_kernel_lge_g3" remote="github" />
|
||||
|
||||
<!-- LG G4 (h815) -->
|
||||
<project path="device/lge/g4-common" name="LineageOS/android_device_lge_g4-common" remote="github" />
|
||||
<project path="device/lge/h815" name="LineageOS/android_device_lge_h815" remote="github" />
|
||||
|
|
@ -143,14 +165,47 @@
|
|||
<project path="device/motorola/clark" name="LineageOS/android_device_motorola_clark" remote="github" />
|
||||
<project path="kernel/motorola/msm8992" name="LineageOS/android_kernel_motorola_msm8992" remote="github" />
|
||||
|
||||
<!-- Moto Z (griffin) -->
|
||||
<project path="device/motorola/griffin" name="LineageOS/android_device_motorola_griffin" remote="github" />
|
||||
<project path="kernel/motorola/msm8996" name="LineageOS/android_kernel_motorola_msm8996" remote="github" />
|
||||
|
||||
<!-- Nextbit Robin (ether) -->
|
||||
<project path="device/nextbit/ether" name="LineageOS/android_device_nextbit_ether" remote="github" />
|
||||
<project path="kernel/nextbit/msm8992" name="LineageOS/android_kernel_nextbit_msm8992" remote="github" />
|
||||
|
||||
<!-- Nexus 7 [2012] (grouper) -->
|
||||
<project path="device/asus/grouper" name="LineageOS/android_device_asus_grouper" remote="github" revision="staging/cm-14.1" />
|
||||
<project path="kernel/asus/grouper" name="LineageOS/android_kernel_asus_grouper" remote="github" revision="staging/cm-14.1" />
|
||||
|
||||
<!-- Nexus 7 [2013] (flo) -->
|
||||
<project path="device/asus/flo" name="LineageOS/android_device_asus_flo" remote="github" />
|
||||
|
||||
<!-- Nexus 5 (hammerhead) -->
|
||||
<project path="device/lge/hammerhead" name="LineageOS/android_device_lge_hammerhead" remote="github" />
|
||||
<project path="kernel/lge/hammerhead" name="LineageOS/android_kernel_lge_hammerhead" remote="github" />
|
||||
|
||||
<!-- Nexus 6 (shamu) -->
|
||||
<project path="device/moto/shamu" name="LineageOS/android_device_moto_shamu" remote="github" />
|
||||
<project path="kernel/moto/shamu" name="LineageOS/android_kernel_moto_shamu" remote="github" />
|
||||
|
||||
<!-- Nexus 9 (flounder) -->
|
||||
<project path="device/htc/flounder" name="LineageOS/android_device_htc_flounder" remote="github" />
|
||||
<project path="kernel/htc/flounder" name="LineageOS/android_kernel_htc_flounder" remote="github" />
|
||||
|
||||
<!-- Nexus 5X (bullhead) -->
|
||||
<project path="device/lge/bullhead" name="LineageOS/android_device_lge_bullhead" remote="github" />
|
||||
<project path="kernel/lge/bullhead" name="LineageOS/android_kernel_lge_bullhead" remote="github" />
|
||||
|
||||
<!-- Nexus 6P (angler) -->
|
||||
<project path="device/huawei/angler" name="LineageOS/android_device_huawei_angler" remote="github" />
|
||||
<project path="kernel/huawei/angler" name="LineageOS/android_kernel_huawei_angler" remote="github" />
|
||||
|
||||
<!-- OnePlus One (bacon) -->
|
||||
<project path="device/oppo/common" name="LineageOS/android_device_oppo_common" remote="github" />
|
||||
<project path="device/oneplus/bacon" name="LineageOS/android_device_oneplus_bacon" remote="github" />
|
||||
<project path="device/oppo/msm8974-common" name="LineageOS/android_device_oppo_msm8974-common" remote="github" />
|
||||
<project path="kernel/oneplus/msm8974" name="LineageOS/android_kernel_oppo_msm8974" remote="github" />
|
||||
|
||||
<!-- Samsung Common -->
|
||||
<project path="device/samsung/qcom-common" name="LineageOS/android_device_samsung_qcom-common" remote="github" />
|
||||
<project path="device/samsung/smdk4412-common" name="LineageOS/android_device_samsung_smdk4412-common" remote="github" />
|
||||
|
|
@ -199,9 +254,14 @@
|
|||
<project path="vendor/amazon" name="TheMuppets/proprietary_vendor_amazon" remote="github" />
|
||||
<project path="vendor/asus" name="TheMuppets/proprietary_vendor_asus" remote="github" />
|
||||
<project path="vendor/fairphone" name="TheMuppets/proprietary_vendor_fairphone" remote="github" />
|
||||
<project path="vendor/google" name="TheMuppets/proprietary_vendor_google" remote="github" />
|
||||
<project path="vendor/htc" name="TheMuppets/proprietary_vendor_htc" remote="github" />
|
||||
<project path="vendor/huawei" name="TheMuppets/proprietary_vendor_huawei" remote="github" />
|
||||
<project path="vendor/lge" name="TheMuppets/proprietary_vendor_lge" remote="github" />
|
||||
<project path="vendor/motorola" name="TheMuppets/proprietary_vendor_motorola" remote="github" />
|
||||
<project path="vendor/nextbit" name="TheMuppets/proprietary_vendor_nextbit" remote="github" />
|
||||
<project path="vendor/oneplus" name="TheMuppets/proprietary_vendor_oneplus" remote="github" />
|
||||
<project path="vendor/oppo" name="TheMuppets/proprietary_vendor_oppo" remote="github" />
|
||||
<project path="vendor/samsung" name="TheMuppets/proprietary_vendor_samsung" remote="github" />
|
||||
<!-- END OF DEVICE REPOS -->
|
||||
|
||||
|
|
|
|||
|
|
@ -1,757 +0,0 @@
|
|||
From ec5d8918e9d3149ce489900f48d6e6ebd2fd5031 Mon Sep 17 00:00:00 2001
|
||||
From: Paul Reioux <reioux@gmail.com>
|
||||
Date: Sun, 20 Oct 2013 22:30:36 -0500
|
||||
Subject: [PATCH 1/5] Voltage Control: initial voltage control for MSM
|
||||
Snapdragon 800 SOC
|
||||
|
||||
Signed-off-by: Paul Reioux <reioux@gmail.com>
|
||||
Signed-off-by: flar2 <asegaert@gmail.com>
|
||||
---
|
||||
arch/arm/mach-msm/Kconfig | 6 +++++
|
||||
arch/arm/mach-msm/acpuclock-krait.c | 48 +++++++++++++++++++++++++++++++++++++
|
||||
2 files changed, 54 insertions(+)
|
||||
|
||||
diff --git a/arch/arm/mach-msm/Kconfig b/arch/arm/mach-msm/Kconfig
|
||||
index ba5a33c..44db2ca 100644
|
||||
--- a/arch/arm/mach-msm/Kconfig
|
||||
+++ b/arch/arm/mach-msm/Kconfig
|
||||
@@ -1918,6 +1918,12 @@ config MSM_CPU_FREQ_MIN
|
||||
|
||||
endif # CPU_FREQ_MSM
|
||||
|
||||
+config CPU_VOLTAGE_TABLE
|
||||
+ bool "Enable CPU Voltage Table via sysfs for adjustements"
|
||||
+ default n
|
||||
+ help
|
||||
+ Krait User Votlage Control
|
||||
+
|
||||
config MSM_AVS_HW
|
||||
bool "Enable Adaptive Voltage Scaling (AVS)"
|
||||
default n
|
||||
diff --git a/arch/arm/mach-msm/acpuclock-krait.c b/arch/arm/mach-msm/acpuclock-krait.c
|
||||
index 84e2fc1..c7eceb1 100644
|
||||
--- a/arch/arm/mach-msm/acpuclock-krait.c
|
||||
+++ b/arch/arm/mach-msm/acpuclock-krait.c
|
||||
@@ -937,6 +937,54 @@ static void __init bus_init(const struct l2_level *l2_level)
|
||||
dev_err(drv.dev, "initial bandwidth req failed (%d)\n", ret);
|
||||
}
|
||||
|
||||
+#ifdef CONFIG_CPU_VOLTAGE_TABLE
|
||||
+
|
||||
+#define HFPLL_MIN_VDD 800000
|
||||
+#define HFPLL_MAX_VDD 1350000
|
||||
+
|
||||
+ssize_t acpuclk_get_vdd_levels_str(char *buf) {
|
||||
+
|
||||
+ int i, len = 0;
|
||||
+
|
||||
+ if (buf) {
|
||||
+ mutex_lock(&driver_lock);
|
||||
+
|
||||
+ for (i = 0; drv.acpu_freq_tbl[i].speed.khz; i++) {
|
||||
+ /* updated to use uv required by 8x60 architecture - faux123 */
|
||||
+ len += sprintf(buf + len, "%8lu: %8d\n", drv.acpu_freq_tbl[i].speed.khz,
|
||||
+ drv.acpu_freq_tbl[i].vdd_core );
|
||||
+ }
|
||||
+
|
||||
+ mutex_unlock(&driver_lock);
|
||||
+ }
|
||||
+ return len;
|
||||
+}
|
||||
+
|
||||
+/* updated to use uv required by 8x60 architecture - faux123 */
|
||||
+void acpuclk_set_vdd(unsigned int khz, int vdd_uv) {
|
||||
+
|
||||
+ int i;
|
||||
+ unsigned int new_vdd_uv;
|
||||
+
|
||||
+ mutex_lock(&driver_lock);
|
||||
+
|
||||
+ for (i = 0; drv.acpu_freq_tbl[i].speed.khz; i++) {
|
||||
+ if (khz == 0)
|
||||
+ new_vdd_uv = min(max((unsigned int)(drv.acpu_freq_tbl[i].vdd_core + vdd_uv),
|
||||
+ (unsigned int)HFPLL_MIN_VDD), (unsigned int)HFPLL_MAX_VDD);
|
||||
+ else if ( drv.acpu_freq_tbl[i].speed.khz == khz)
|
||||
+ new_vdd_uv = min(max((unsigned int)vdd_uv,
|
||||
+ (unsigned int)HFPLL_MIN_VDD), (unsigned int)HFPLL_MAX_VDD);
|
||||
+ else
|
||||
+ continue;
|
||||
+
|
||||
+ drv.acpu_freq_tbl[i].vdd_core = new_vdd_uv;
|
||||
+ }
|
||||
+ pr_warn("faux123: user voltage table modified!\n");
|
||||
+ mutex_unlock(&driver_lock);
|
||||
+}
|
||||
+#endif /* CONFIG_CPU_VOTALGE_TABLE */
|
||||
+
|
||||
#ifdef CONFIG_CPU_FREQ_MSM
|
||||
static struct cpufreq_frequency_table freq_table[NR_CPUS][35];
|
||||
|
||||
--
|
||||
2.9.3
|
||||
|
||||
|
||||
From 1e4ac53ff15efeaf4cb3998b9ba009095d582413 Mon Sep 17 00:00:00 2001
|
||||
From: flar2 <asegaert@gmail.com>
|
||||
Date: Sat, 9 Nov 2013 00:17:33 -0500
|
||||
Subject: [PATCH 2/5] Increase voltage limits
|
||||
|
||||
Signed-off-by: flar2 <asegaert@gmail.com>
|
||||
---
|
||||
arch/arm/boot/dts/msm8974-regulator.dtsi | 8 ++++----
|
||||
arch/arm/mach-msm/acpuclock-8974.c | 8 ++++----
|
||||
arch/arm/mach-msm/acpuclock-krait.c | 4 ++--
|
||||
3 files changed, 10 insertions(+), 10 deletions(-)
|
||||
|
||||
diff --git a/arch/arm/boot/dts/msm8974-regulator.dtsi b/arch/arm/boot/dts/msm8974-regulator.dtsi
|
||||
index 9de41f4..6a38980 100644
|
||||
--- a/arch/arm/boot/dts/msm8974-regulator.dtsi
|
||||
+++ b/arch/arm/boot/dts/msm8974-regulator.dtsi
|
||||
@@ -477,7 +477,7 @@
|
||||
<0xf908a800 0x1000>; /* APCS_ALIAS0_KPSS_MDD */
|
||||
reg-names = "acs", "mdd";
|
||||
regulator-min-microvolt = <500000>;
|
||||
- regulator-max-microvolt = <1100000>;
|
||||
+ regulator-max-microvolt = <1200000>;
|
||||
qcom,headroom-voltage = <150000>;
|
||||
qcom,retention-voltage = <675000>;
|
||||
qcom,ldo-default-voltage = <750000>;
|
||||
@@ -493,7 +493,7 @@
|
||||
<0xf909a800 0x1000>; /* APCS_ALIAS1_KPSS_MDD */
|
||||
reg-names = "acs", "mdd";
|
||||
regulator-min-microvolt = <500000>;
|
||||
- regulator-max-microvolt = <1100000>;
|
||||
+ regulator-max-microvolt = <1200000>;
|
||||
qcom,headroom-voltage = <150000>;
|
||||
qcom,retention-voltage = <675000>;
|
||||
qcom,ldo-default-voltage = <750000>;
|
||||
@@ -509,7 +509,7 @@
|
||||
<0xf90aa800 0x1000>; /* APCS_ALIAS2_KPSS_MDD */
|
||||
reg-names = "acs", "mdd";
|
||||
regulator-min-microvolt = <500000>;
|
||||
- regulator-max-microvolt = <1100000>;
|
||||
+ regulator-max-microvolt = <1200000>;
|
||||
qcom,headroom-voltage = <150000>;
|
||||
qcom,retention-voltage = <675000>;
|
||||
qcom,ldo-default-voltage = <750000>;
|
||||
@@ -525,7 +525,7 @@
|
||||
<0xf90ba800 0x1000>; /* APCS_ALIAS3_KPSS_MDD */
|
||||
reg-names = "acs", "mdd";
|
||||
regulator-min-microvolt = <500000>;
|
||||
- regulator-max-microvolt = <1100000>;
|
||||
+ regulator-max-microvolt = <1200000>;
|
||||
qcom,headroom-voltage = <150000>;
|
||||
qcom,retention-voltage = <675000>;
|
||||
qcom,ldo-default-voltage = <750000>;
|
||||
diff --git a/arch/arm/mach-msm/acpuclock-8974.c b/arch/arm/mach-msm/acpuclock-8974.c
|
||||
index 694d783..8b7d74e 100644
|
||||
--- a/arch/arm/mach-msm/acpuclock-8974.c
|
||||
+++ b/arch/arm/mach-msm/acpuclock-8974.c
|
||||
@@ -55,7 +55,7 @@ static struct scalable scalable[] __initdata = {
|
||||
.hfpll_phys_base = 0xF908A000,
|
||||
.l2cpmr_iaddr = 0x4501,
|
||||
.sec_clk_sel = 2,
|
||||
- .vreg[VREG_CORE] = { "krait0", 1100000 },
|
||||
+ .vreg[VREG_CORE] = { "krait0", 1200000 },
|
||||
.vreg[VREG_MEM] = { "krait0_mem", 1050000 },
|
||||
.vreg[VREG_DIG] = { "krait0_dig", LVL_HIGH },
|
||||
.vreg[VREG_HFPLL_A] = { "krait0_hfpll", 1800000 },
|
||||
@@ -64,7 +64,7 @@ static struct scalable scalable[] __initdata = {
|
||||
.hfpll_phys_base = 0xF909A000,
|
||||
.l2cpmr_iaddr = 0x5501,
|
||||
.sec_clk_sel = 2,
|
||||
- .vreg[VREG_CORE] = { "krait1", 1100000 },
|
||||
+ .vreg[VREG_CORE] = { "krait1", 1200000 },
|
||||
.vreg[VREG_MEM] = { "krait1_mem", 1050000 },
|
||||
.vreg[VREG_DIG] = { "krait1_dig", LVL_HIGH },
|
||||
.vreg[VREG_HFPLL_A] = { "krait1_hfpll", 1800000 },
|
||||
@@ -73,7 +73,7 @@ static struct scalable scalable[] __initdata = {
|
||||
.hfpll_phys_base = 0xF90AA000,
|
||||
.l2cpmr_iaddr = 0x6501,
|
||||
.sec_clk_sel = 2,
|
||||
- .vreg[VREG_CORE] = { "krait2", 1100000 },
|
||||
+ .vreg[VREG_CORE] = { "krait2", 1200000 },
|
||||
.vreg[VREG_MEM] = { "krait2_mem", 1050000 },
|
||||
.vreg[VREG_DIG] = { "krait2_dig", LVL_HIGH },
|
||||
.vreg[VREG_HFPLL_A] = { "krait2_hfpll", 1800000 },
|
||||
@@ -82,7 +82,7 @@ static struct scalable scalable[] __initdata = {
|
||||
.hfpll_phys_base = 0xF90BA000,
|
||||
.l2cpmr_iaddr = 0x7501,
|
||||
.sec_clk_sel = 2,
|
||||
- .vreg[VREG_CORE] = { "krait3", 1100000 },
|
||||
+ .vreg[VREG_CORE] = { "krait3", 1200000 },
|
||||
.vreg[VREG_MEM] = { "krait3_mem", 1050000 },
|
||||
.vreg[VREG_DIG] = { "krait3_dig", LVL_HIGH },
|
||||
.vreg[VREG_HFPLL_A] = { "krait3_hfpll", 1800000 },
|
||||
diff --git a/arch/arm/mach-msm/acpuclock-krait.c b/arch/arm/mach-msm/acpuclock-krait.c
|
||||
index c7eceb1..2211ad3 100644
|
||||
--- a/arch/arm/mach-msm/acpuclock-krait.c
|
||||
+++ b/arch/arm/mach-msm/acpuclock-krait.c
|
||||
@@ -939,8 +939,8 @@ static void __init bus_init(const struct l2_level *l2_level)
|
||||
|
||||
#ifdef CONFIG_CPU_VOLTAGE_TABLE
|
||||
|
||||
-#define HFPLL_MIN_VDD 800000
|
||||
-#define HFPLL_MAX_VDD 1350000
|
||||
+#define HFPLL_MIN_VDD 500000
|
||||
+#define HFPLL_MAX_VDD 1200000
|
||||
|
||||
ssize_t acpuclk_get_vdd_levels_str(char *buf) {
|
||||
|
||||
--
|
||||
2.9.3
|
||||
|
||||
|
||||
From 28d7063d0b5a45d328633e4a59d20ac148f1fadd Mon Sep 17 00:00:00 2001
|
||||
From: flar2 <asegaert@gmail.com>
|
||||
Date: Sat, 9 Nov 2013 01:27:36 -0500
|
||||
Subject: [PATCH 3/5] CPU overclocking
|
||||
|
||||
Signed-off-by: flar2 <asegaert@gmail.com>
|
||||
---
|
||||
arch/arm/mach-msm/acpuclock-8974.c | 42 ++++++++++
|
||||
arch/arm/mach-msm/acpuclock-krait.c | 148 +++++++++++++++++++++++++++++++++++-
|
||||
2 files changed, 189 insertions(+), 1 deletion(-)
|
||||
|
||||
diff --git a/arch/arm/mach-msm/acpuclock-8974.c b/arch/arm/mach-msm/acpuclock-8974.c
|
||||
index 8b7d74e..cb878d9 100644
|
||||
--- a/arch/arm/mach-msm/acpuclock-8974.c
|
||||
+++ b/arch/arm/mach-msm/acpuclock-8974.c
|
||||
@@ -710,6 +710,12 @@ static struct acpu_level acpu_freq_tbl_2p3g_pvs0[] __initdata = {
|
||||
{ 0, { 2112000, HFPLL, 1, 110 }, L2(19), 1070000, 627 },
|
||||
{ 0, { 2188800, HFPLL, 1, 114 }, L2(19), 1085000, 659 },
|
||||
{ 1, { 2265600, HFPLL, 1, 118 }, L2(19), 1100000, 691 },
|
||||
+ { 1, { 2342400, HFPLL, 1, 122 }, L2(19), 1115000, 714 },
|
||||
+ { 1, { 2419200, HFPLL, 1, 126 }, L2(19), 1130000, 738 },
|
||||
+ { 1, { 2496000, HFPLL, 1, 130 }, L2(19), 1145000, 761 },
|
||||
+ { 1, { 2572800, HFPLL, 1, 134 }, L2(19), 1160000, 784 },
|
||||
+ { 1, { 2649600, HFPLL, 1, 138 }, L2(19), 1175000, 808 },
|
||||
+ { 1, { 2726400, HFPLL, 1, 142 }, L2(19), 1195000, 831 },
|
||||
{ 0, { 0 } }
|
||||
};
|
||||
|
||||
@@ -741,6 +747,12 @@ static struct acpu_level acpu_freq_tbl_2p3g_pvs1[] __initdata = {
|
||||
{ 0, { 2112000, HFPLL, 1, 110 }, L2(19), 1045000, 627 },
|
||||
{ 0, { 2188800, HFPLL, 1, 114 }, L2(19), 1060000, 659 },
|
||||
{ 1, { 2265600, HFPLL, 1, 118 }, L2(19), 1075000, 691 },
|
||||
+ { 1, { 2342400, HFPLL, 1, 122 }, L2(19), 1090000, 714 },
|
||||
+ { 1, { 2419200, HFPLL, 1, 126 }, L2(19), 1105000, 738 },
|
||||
+ { 1, { 2496000, HFPLL, 1, 130 }, L2(19), 1120000, 761 },
|
||||
+ { 1, { 2572800, HFPLL, 1, 134 }, L2(19), 1135000, 784 },
|
||||
+ { 1, { 2649600, HFPLL, 1, 138 }, L2(19), 1150000, 808 },
|
||||
+ { 1, { 2726400, HFPLL, 1, 142 }, L2(19), 1165000, 831 },
|
||||
{ 0, { 0 } }
|
||||
};
|
||||
|
||||
@@ -772,6 +784,12 @@ static struct acpu_level acpu_freq_tbl_2p3g_pvs2[] __initdata = {
|
||||
{ 0, { 2112000, HFPLL, 1, 110 }, L2(19), 1020000, 627 },
|
||||
{ 0, { 2188800, HFPLL, 1, 114 }, L2(19), 1035000, 659 },
|
||||
{ 1, { 2265600, HFPLL, 1, 118 }, L2(19), 1050000, 691 },
|
||||
+ { 1, { 2342400, HFPLL, 1, 122 }, L2(19), 1065000, 714 },
|
||||
+ { 1, { 2419200, HFPLL, 1, 126 }, L2(19), 1080000, 738 },
|
||||
+ { 1, { 2496000, HFPLL, 1, 130 }, L2(19), 1095000, 761 },
|
||||
+ { 1, { 2572800, HFPLL, 1, 134 }, L2(19), 1110000, 784 },
|
||||
+ { 1, { 2649600, HFPLL, 1, 138 }, L2(19), 1125000, 808 },
|
||||
+ { 1, { 2726400, HFPLL, 1, 142 }, L2(19), 1140000, 831 },
|
||||
{ 0, { 0 } }
|
||||
};
|
||||
|
||||
@@ -803,6 +821,12 @@ static struct acpu_level acpu_freq_tbl_2p3g_pvs3[] __initdata = {
|
||||
{ 0, { 2112000, HFPLL, 1, 110 }, L2(19), 995000, 627 },
|
||||
{ 0, { 2188800, HFPLL, 1, 114 }, L2(19), 1010000, 659 },
|
||||
{ 1, { 2265600, HFPLL, 1, 118 }, L2(19), 1025000, 691 },
|
||||
+ { 1, { 2342400, HFPLL, 1, 122 }, L2(19), 1040000, 714 },
|
||||
+ { 1, { 2419200, HFPLL, 1, 126 }, L2(19), 1055000, 738 },
|
||||
+ { 1, { 2496000, HFPLL, 1, 130 }, L2(19), 1070000, 761 },
|
||||
+ { 1, { 2572800, HFPLL, 1, 134 }, L2(19), 1085000, 784 },
|
||||
+ { 1, { 2649600, HFPLL, 1, 138 }, L2(19), 1100000, 808 },
|
||||
+ { 1, { 2726400, HFPLL, 1, 142 }, L2(19), 1115000, 831 },
|
||||
{ 0, { 0 } }
|
||||
};
|
||||
|
||||
@@ -834,6 +858,12 @@ static struct acpu_level acpu_freq_tbl_2p3g_pvs4[] __initdata = {
|
||||
{ 0, { 2112000, HFPLL, 1, 110 }, L2(19), 975000, 627 },
|
||||
{ 0, { 2188800, HFPLL, 1, 114 }, L2(19), 985000, 659 },
|
||||
{ 1, { 2265600, HFPLL, 1, 118 }, L2(19), 1000000, 691 },
|
||||
+ { 1, { 2342400, HFPLL, 1, 122 }, L2(19), 1015000, 714 },
|
||||
+ { 1, { 2419200, HFPLL, 1, 126 }, L2(19), 1030000, 738 },
|
||||
+ { 1, { 2496000, HFPLL, 1, 130 }, L2(19), 1045000, 761 },
|
||||
+ { 1, { 2572800, HFPLL, 1, 134 }, L2(19), 1060000, 784 },
|
||||
+ { 1, { 2649600, HFPLL, 1, 138 }, L2(19), 1075000, 808 },
|
||||
+ { 1, { 2726400, HFPLL, 1, 142 }, L2(19), 1090000, 831 },
|
||||
{ 0, { 0 } }
|
||||
};
|
||||
|
||||
@@ -865,6 +895,12 @@ static struct acpu_level acpu_freq_tbl_2p3g_pvs5[] __initdata = {
|
||||
{ 0, { 2112000, HFPLL, 1, 110 }, L2(19), 955000, 627 },
|
||||
{ 0, { 2188800, HFPLL, 1, 114 }, L2(19), 965000, 659 },
|
||||
{ 1, { 2265600, HFPLL, 1, 118 }, L2(19), 975000, 691 },
|
||||
+ { 1, { 2342400, HFPLL, 1, 122 }, L2(19), 990000, 714 },
|
||||
+ { 1, { 2419200, HFPLL, 1, 126 }, L2(19), 1005000, 738 },
|
||||
+ { 1, { 2496000, HFPLL, 1, 130 }, L2(19), 1020000, 761 },
|
||||
+ { 1, { 2572800, HFPLL, 1, 134 }, L2(19), 1035000, 784 },
|
||||
+ { 1, { 2649600, HFPLL, 1, 138 }, L2(19), 1050000, 808 },
|
||||
+ { 1, { 2726400, HFPLL, 1, 142 }, L2(19), 1065000, 831 },
|
||||
{ 0, { 0 } }
|
||||
};
|
||||
|
||||
@@ -896,6 +932,12 @@ static struct acpu_level acpu_freq_tbl_2p3g_pvs6[] __initdata = {
|
||||
{ 0, { 2112000, HFPLL, 1, 110 }, L2(19), 930000, 627 },
|
||||
{ 0, { 2188800, HFPLL, 1, 114 }, L2(19), 940000, 659 },
|
||||
{ 1, { 2265600, HFPLL, 1, 118 }, L2(19), 950000, 691 },
|
||||
+ { 1, { 2342400, HFPLL, 1, 122 }, L2(19), 960000, 714 },
|
||||
+ { 1, { 2419200, HFPLL, 1, 126 }, L2(19), 975000, 738 },
|
||||
+ { 1, { 2496000, HFPLL, 1, 130 }, L2(19), 990000, 761 },
|
||||
+ { 1, { 2572800, HFPLL, 1, 134 }, L2(19), 1005000, 784 },
|
||||
+ { 1, { 2649600, HFPLL, 1, 138 }, L2(19), 1020000, 808 },
|
||||
+ { 1, { 2726400, HFPLL, 1, 142 }, L2(19), 1035000, 831 },
|
||||
{ 0, { 0 } }
|
||||
};
|
||||
|
||||
diff --git a/arch/arm/mach-msm/acpuclock-krait.c b/arch/arm/mach-msm/acpuclock-krait.c
|
||||
index 2211ad3..bcd3e44 100644
|
||||
--- a/arch/arm/mach-msm/acpuclock-krait.c
|
||||
+++ b/arch/arm/mach-msm/acpuclock-krait.c
|
||||
@@ -45,6 +45,113 @@
|
||||
#define PRI_SRC_SEL_HFPLL 1
|
||||
#define PRI_SRC_SEL_HFPLL_DIV2 2
|
||||
|
||||
+
|
||||
+/** elementalx defs **/
|
||||
+static int uv_bin = 2;
|
||||
+static uint32_t arg_max_oc0 = 2265600;
|
||||
+static uint32_t arg_max_oc1 = 2265600;
|
||||
+static uint32_t arg_max_oc2 = 2265600;
|
||||
+static uint32_t arg_max_oc3 = 2265600;
|
||||
+
|
||||
+int pvs_number = 0;
|
||||
+module_param(pvs_number, int, 0755);
|
||||
+
|
||||
+/* boot arg max_oc */
|
||||
+static int __init cpufreq_read_arg_max_oc0(char *max_oc0)
|
||||
+{
|
||||
+ unsigned long ui_khz;
|
||||
+ int err;
|
||||
+ err = strict_strtoul(max_oc0, 0, &ui_khz);
|
||||
+ if (err) {
|
||||
+ arg_max_oc0 = 2265600;
|
||||
+ printk(KERN_INFO "[elementalx]: max_oc0='%i'\n", arg_max_oc0);
|
||||
+ return 1;
|
||||
+ }
|
||||
+
|
||||
+ arg_max_oc0 = ui_khz;
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+__setup("max_oc0=", cpufreq_read_arg_max_oc0);
|
||||
+
|
||||
+static int __init cpufreq_read_arg_max_oc1(char *max_oc1)
|
||||
+{
|
||||
+ unsigned long ui_khz;
|
||||
+ int err;
|
||||
+ err = strict_strtoul(max_oc1, 0, &ui_khz);
|
||||
+ if (err) {
|
||||
+ arg_max_oc1 = 2265600;
|
||||
+ printk(KERN_INFO "[elementalx]: max_oc1='%i'\n", arg_max_oc1);
|
||||
+ return 1;
|
||||
+ }
|
||||
+
|
||||
+ arg_max_oc1 = ui_khz;
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+__setup("max_oc1=", cpufreq_read_arg_max_oc1);
|
||||
+
|
||||
+static int __init cpufreq_read_arg_max_oc2(char *max_oc2)
|
||||
+{
|
||||
+ unsigned long ui_khz;
|
||||
+ int err;
|
||||
+ err = strict_strtoul(max_oc2, 0, &ui_khz);
|
||||
+ if (err) {
|
||||
+ arg_max_oc2 = 2265600;
|
||||
+ printk(KERN_INFO "[elementalx]: max_oc2='%i'\n", arg_max_oc2);
|
||||
+ return 1;
|
||||
+ }
|
||||
+
|
||||
+ arg_max_oc2 = ui_khz;
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+__setup("max_oc2=", cpufreq_read_arg_max_oc2);
|
||||
+
|
||||
+static int __init cpufreq_read_arg_max_oc3(char *max_oc3)
|
||||
+{
|
||||
+ unsigned long ui_khz;
|
||||
+ int err;
|
||||
+ err = strict_strtoul(max_oc3, 0, &ui_khz);
|
||||
+ if (err) {
|
||||
+ arg_max_oc3 = 2265600;
|
||||
+ printk(KERN_INFO "[elementalx]: max_oc3='%i'\n", arg_max_oc3);
|
||||
+ return 1;
|
||||
+ }
|
||||
+
|
||||
+ arg_max_oc3 = ui_khz;
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+__setup("max_oc3=", cpufreq_read_arg_max_oc3);
|
||||
+
|
||||
+static int __init get_uv_level(char *vdd_uv)
|
||||
+{
|
||||
+ if (strcmp(vdd_uv, "0") == 0) {
|
||||
+ uv_bin = 0;
|
||||
+ } else if (strcmp(vdd_uv, "1") == 0) {
|
||||
+ uv_bin = 1;
|
||||
+ } else if (strcmp(vdd_uv, "2") == 0) {
|
||||
+ uv_bin = 2;
|
||||
+ } else if (strcmp(vdd_uv, "3") == 0) {
|
||||
+ uv_bin = 3;
|
||||
+ } else if (strcmp(vdd_uv, "4") == 0) {
|
||||
+ uv_bin = 4;
|
||||
+ } else if (strcmp(vdd_uv, "5") == 0) {
|
||||
+ uv_bin = 5;
|
||||
+ } else if (strcmp(vdd_uv, "6") == 0) {
|
||||
+ uv_bin = 6;
|
||||
+ } else {
|
||||
+ uv_bin = 0;
|
||||
+ }
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+__setup("vdd_uv=", get_uv_level);
|
||||
+
|
||||
+/** end elementalx defs **/
|
||||
+
|
||||
+
|
||||
static DEFINE_MUTEX(driver_lock);
|
||||
static DEFINE_SPINLOCK(l2_lock);
|
||||
|
||||
@@ -992,13 +1099,14 @@ static void __init cpufreq_table_init(void)
|
||||
{
|
||||
int cpu;
|
||||
int freq_cnt = 0;
|
||||
+ uint32_t limit_max_oc[4] = {arg_max_oc0, arg_max_oc1, arg_max_oc2, arg_max_oc3};
|
||||
|
||||
for_each_possible_cpu(cpu) {
|
||||
int i;
|
||||
/* Construct the freq_table tables from acpu_freq_tbl. */
|
||||
for (i = 0, freq_cnt = 0; drv.acpu_freq_tbl[i].speed.khz != 0
|
||||
&& freq_cnt < ARRAY_SIZE(*freq_table); i++) {
|
||||
- if (drv.acpu_freq_tbl[i].use_for_scaling) {
|
||||
+ if (drv.acpu_freq_tbl[i].speed.khz <= limit_max_oc[cpu]) {
|
||||
freq_table[cpu][freq_cnt].index = freq_cnt;
|
||||
freq_table[cpu][freq_cnt].frequency
|
||||
= drv.acpu_freq_tbl[i].speed.khz;
|
||||
@@ -1109,6 +1217,39 @@ static void __init krait_apply_vmin(struct acpu_level *tbl)
|
||||
}
|
||||
}
|
||||
|
||||
+static void apply_undervolting(void)
|
||||
+{
|
||||
+ if (uv_bin == 6) {
|
||||
+ drv.acpu_freq_tbl[0].vdd_core = 625000;
|
||||
+ printk(KERN_INFO "[elementalx]: min_voltage='%i'\n", drv.acpu_freq_tbl[0].vdd_core );
|
||||
+ }
|
||||
+
|
||||
+ if (uv_bin == 5) {
|
||||
+ drv.acpu_freq_tbl[0].vdd_core = 650000;
|
||||
+ printk(KERN_INFO "[elementalx]: min_voltage='%i'\n", drv.acpu_freq_tbl[0].vdd_core );
|
||||
+ }
|
||||
+
|
||||
+ if (uv_bin == 4) {
|
||||
+ drv.acpu_freq_tbl[0].vdd_core = 675000;
|
||||
+ printk(KERN_INFO "[elementalx]: min_voltage='%i'\n", drv.acpu_freq_tbl[0].vdd_core );
|
||||
+ }
|
||||
+
|
||||
+ if (uv_bin == 3) {
|
||||
+ drv.acpu_freq_tbl[0].vdd_core = 700000;
|
||||
+ printk(KERN_INFO "[elementalx]: min_voltage='%i'\n", drv.acpu_freq_tbl[0].vdd_core );
|
||||
+ }
|
||||
+
|
||||
+ if (uv_bin == 2) {
|
||||
+ drv.acpu_freq_tbl[0].vdd_core = 725000;
|
||||
+ printk(KERN_INFO "[elementalx]: min_voltage='%i'\n", drv.acpu_freq_tbl[0].vdd_core );
|
||||
+ }
|
||||
+
|
||||
+ if (uv_bin == 1) {
|
||||
+ drv.acpu_freq_tbl[0].vdd_core = 750000;
|
||||
+ printk(KERN_INFO "[elementalx]: min_voltage='%i'\n", drv.acpu_freq_tbl[0].vdd_core );
|
||||
+ }
|
||||
+}
|
||||
+
|
||||
void __init get_krait_bin_format_a(void __iomem *base, struct bin_info *bin)
|
||||
{
|
||||
u32 pte_efuse = readl_relaxed(base);
|
||||
@@ -1143,6 +1284,8 @@ void __init get_krait_bin_format_b(void __iomem *base, struct bin_info *bin)
|
||||
}
|
||||
bin->speed_valid = true;
|
||||
|
||||
+ pvs_number = bin->pvs;
|
||||
+
|
||||
/* Check PVS_BLOW_STATUS */
|
||||
pte_efuse = readl_relaxed(base + 0x4);
|
||||
bin->pvs_valid = !!(pte_efuse & BIT(21));
|
||||
@@ -1229,6 +1372,9 @@ static void __init hw_init(void)
|
||||
if (krait_needs_vmin())
|
||||
krait_apply_vmin(drv.acpu_freq_tbl);
|
||||
|
||||
+ if (uv_bin)
|
||||
+ apply_undervolting();
|
||||
+
|
||||
l2->hfpll_base = ioremap(l2->hfpll_phys_base, SZ_32);
|
||||
BUG_ON(!l2->hfpll_base);
|
||||
|
||||
--
|
||||
2.9.3
|
||||
|
||||
|
||||
From cbc2f6c8893c773d4dbdf9d5f538f6b44a02baa4 Mon Sep 17 00:00:00 2001
|
||||
From: flar2 <asegaert@gmail.com>
|
||||
Date: Sat, 9 Nov 2013 08:43:31 -0500
|
||||
Subject: [PATCH 4/5] L2 cache and bus bandwidth overclocking
|
||||
|
||||
Signed-off-by: flar2 <asegaert@gmail.com>
|
||||
---
|
||||
arch/arm/mach-msm/acpuclock-8974.c | 46 +++++++++++++++++++++++++++++++++++++
|
||||
arch/arm/mach-msm/acpuclock-krait.c | 2 +-
|
||||
2 files changed, 47 insertions(+), 1 deletion(-)
|
||||
|
||||
diff --git a/arch/arm/mach-msm/acpuclock-8974.c b/arch/arm/mach-msm/acpuclock-8974.c
|
||||
index cb878d9..933bd0e 100644
|
||||
--- a/arch/arm/mach-msm/acpuclock-8974.c
|
||||
+++ b/arch/arm/mach-msm/acpuclock-8974.c
|
||||
@@ -28,6 +28,8 @@
|
||||
#define LVL_NOM RPM_REGULATOR_CORNER_NORMAL
|
||||
#define LVL_HIGH RPM_REGULATOR_CORNER_SUPER_TURBO
|
||||
|
||||
+static int opt_bin = 0;
|
||||
+
|
||||
static struct hfpll_data hfpll_data __initdata = {
|
||||
.mode_offset = 0x00,
|
||||
.l_offset = 0x04,
|
||||
@@ -257,6 +259,7 @@ static struct msm_bus_paths bw_level_tbl_v2[] __initdata = {
|
||||
[6] = BW_MBPS(4912), /* At least 614 MHz on bus. */
|
||||
[7] = BW_MBPS(6400), /* At least 800 MHz on bus. */
|
||||
[8] = BW_MBPS(7448), /* At least 931 MHz on bus. */
|
||||
+ [9] = BW_MBPS(8000), /* At least 1000 MHz on bus. */
|
||||
};
|
||||
|
||||
static struct l2_level l2_freq_tbl_v2[] __initdata = {
|
||||
@@ -283,6 +286,30 @@ static struct l2_level l2_freq_tbl_v2[] __initdata = {
|
||||
{ }
|
||||
};
|
||||
|
||||
+static struct l2_level l2_freq_tbl_v2_elementalx[] __initdata = {
|
||||
+ [0] = { { 300000, PLL_0, 0, 0 }, LVL_LOW, 950000, 0 },
|
||||
+ [1] = { { 345600, HFPLL, 2, 36 }, LVL_LOW, 950000, 1 },
|
||||
+ [2] = { { 422400, HFPLL, 2, 44 }, LVL_LOW, 950000, 2 },
|
||||
+ [3] = { { 499200, HFPLL, 2, 52 }, LVL_LOW, 950000, 3 },
|
||||
+ [4] = { { 576000, HFPLL, 1, 30 }, LVL_LOW, 950000, 4 },
|
||||
+ [5] = { { 652800, HFPLL, 1, 34 }, LVL_NOM, 950000, 4 },
|
||||
+ [6] = { { 729600, HFPLL, 1, 38 }, LVL_NOM, 950000, 4 },
|
||||
+ [7] = { { 806400, HFPLL, 1, 42 }, LVL_NOM, 950000, 4 },
|
||||
+ [8] = { { 883200, HFPLL, 1, 46 }, LVL_NOM, 950000, 5 },
|
||||
+ [9] = { { 960000, HFPLL, 1, 50 }, LVL_NOM, 950000, 5 },
|
||||
+ [10] = { { 1036800, HFPLL, 1, 54 }, LVL_NOM, 950000, 5 },
|
||||
+ [11] = { { 1113600, HFPLL, 1, 58 }, LVL_HIGH, 1050000, 6 },
|
||||
+ [12] = { { 1190400, HFPLL, 1, 62 }, LVL_HIGH, 1050000, 6 },
|
||||
+ [13] = { { 1267200, HFPLL, 1, 66 }, LVL_HIGH, 1050000, 6 },
|
||||
+ [14] = { { 1344000, HFPLL, 1, 70 }, LVL_HIGH, 1050000, 6 },
|
||||
+ [15] = { { 1420800, HFPLL, 1, 74 }, LVL_HIGH, 1050000, 6 },
|
||||
+ [16] = { { 1497600, HFPLL, 1, 78 }, LVL_HIGH, 1050000, 6 },
|
||||
+ [17] = { { 1574400, HFPLL, 1, 82 }, LVL_HIGH, 1050000, 7 },
|
||||
+ [18] = { { 1651200, HFPLL, 1, 86 }, LVL_HIGH, 1050000, 7 },
|
||||
+ [19] = { { 1804800, HFPLL, 1, 94 }, LVL_HIGH, 1050000, 9 },
|
||||
+ { }
|
||||
+};
|
||||
+
|
||||
static struct acpu_level acpu_freq_tbl_2g_pvs0[] __initdata = {
|
||||
{ 1, { 300000, PLL_0, 0, 0 }, L2(0), 815000, 73 },
|
||||
{ 0, { 345600, HFPLL, 2, 36 }, L2(1), 825000, 85 },
|
||||
@@ -1003,6 +1030,20 @@ static struct acpuclk_krait_params acpuclk_8974_params __initdata = {
|
||||
.stby_khz = 300000,
|
||||
};
|
||||
|
||||
+static int __init get_opt_level(char *l2_opt)
|
||||
+{
|
||||
+ if (strcmp(l2_opt, "0") == 0) {
|
||||
+ opt_bin = 0;
|
||||
+ } else if (strcmp(l2_opt, "1") == 0) {
|
||||
+ opt_bin = 1;
|
||||
+ } else {
|
||||
+ opt_bin = 0;
|
||||
+ }
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+__setup("l2_opt=", get_opt_level);
|
||||
+
|
||||
static void __init apply_v1_l2_workaround(void)
|
||||
{
|
||||
static struct l2_level resticted_l2_tbl[] __initdata = {
|
||||
@@ -1042,6 +1083,11 @@ static int __init acpuclk_8974_probe(struct platform_device *pdev)
|
||||
apply_v1_l2_workaround();
|
||||
}
|
||||
|
||||
+ if (opt_bin == 1) {
|
||||
+ acpuclk_8974_params.l2_freq_tbl = l2_freq_tbl_v2_elementalx;
|
||||
+ acpuclk_8974_params.l2_freq_tbl_size = sizeof(l2_freq_tbl_v2_elementalx);
|
||||
+ }
|
||||
+
|
||||
return acpuclk_krait_init(&pdev->dev, &acpuclk_8974_params);
|
||||
}
|
||||
|
||||
diff --git a/arch/arm/mach-msm/acpuclock-krait.c b/arch/arm/mach-msm/acpuclock-krait.c
|
||||
index bcd3e44..a1c8fbb 100644
|
||||
--- a/arch/arm/mach-msm/acpuclock-krait.c
|
||||
+++ b/arch/arm/mach-msm/acpuclock-krait.c
|
||||
@@ -47,7 +47,7 @@
|
||||
|
||||
|
||||
/** elementalx defs **/
|
||||
-static int uv_bin = 2;
|
||||
+static int uv_bin = 0;
|
||||
static uint32_t arg_max_oc0 = 2265600;
|
||||
static uint32_t arg_max_oc1 = 2265600;
|
||||
static uint32_t arg_max_oc2 = 2265600;
|
||||
--
|
||||
2.9.3
|
||||
|
||||
|
||||
From bfd08d2e2a997ac4f5b6e8353be663472643b746 Mon Sep 17 00:00:00 2001
|
||||
From: flar2 <asegaert@gmail.com>
|
||||
Date: Mon, 11 Nov 2013 00:42:12 -0500
|
||||
Subject: [PATCH 5/5] More overclocking options
|
||||
|
||||
Signed-off-by: flar2 <asegaert@gmail.com>
|
||||
---
|
||||
arch/arm/mach-msm/acpuclock-8974.c | 50 ++++++++++++++++++++++++++++++++++++++
|
||||
1 file changed, 50 insertions(+)
|
||||
|
||||
diff --git a/arch/arm/mach-msm/acpuclock-8974.c b/arch/arm/mach-msm/acpuclock-8974.c
|
||||
index 933bd0e..b436816 100644
|
||||
--- a/arch/arm/mach-msm/acpuclock-8974.c
|
||||
+++ b/arch/arm/mach-msm/acpuclock-8974.c
|
||||
@@ -310,6 +310,29 @@ static struct l2_level l2_freq_tbl_v2_elementalx[] __initdata = {
|
||||
{ }
|
||||
};
|
||||
|
||||
+static struct l2_level l2_freq_tbl_v2_ultra[] __initdata = {
|
||||
+ [0] = { { 300000, PLL_0, 0, 0 }, LVL_LOW, 950000, 0 },
|
||||
+ [1] = { { 345600, HFPLL, 2, 36 }, LVL_LOW, 950000, 1 },
|
||||
+ [2] = { { 422400, HFPLL, 2, 44 }, LVL_LOW, 950000, 2 },
|
||||
+ [3] = { { 499200, HFPLL, 2, 52 }, LVL_LOW, 950000, 3 },
|
||||
+ [4] = { { 576000, HFPLL, 1, 30 }, LVL_LOW, 950000, 4 },
|
||||
+ [5] = { { 652800, HFPLL, 1, 34 }, LVL_NOM, 950000, 4 },
|
||||
+ [6] = { { 729600, HFPLL, 1, 38 }, LVL_NOM, 950000, 4 },
|
||||
+ [7] = { { 806400, HFPLL, 1, 42 }, LVL_NOM, 950000, 4 },
|
||||
+ [8] = { { 883200, HFPLL, 1, 46 }, LVL_NOM, 950000, 5 },
|
||||
+ [9] = { { 960000, HFPLL, 1, 50 }, LVL_NOM, 950000, 5 },
|
||||
+ [10] = { { 1036800, HFPLL, 1, 54 }, LVL_NOM, 950000, 5 },
|
||||
+ [11] = { { 1113600, HFPLL, 1, 58 }, LVL_HIGH, 1050000, 6 },
|
||||
+ [12] = { { 1190400, HFPLL, 1, 62 }, LVL_HIGH, 1050000, 6 },
|
||||
+ [13] = { { 1267200, HFPLL, 1, 66 }, LVL_HIGH, 1050000, 6 },
|
||||
+ [14] = { { 1344000, HFPLL, 1, 70 }, LVL_HIGH, 1050000, 6 },
|
||||
+ [15] = { { 1420800, HFPLL, 1, 74 }, LVL_HIGH, 1050000, 6 },
|
||||
+ [16] = { { 1497600, HFPLL, 1, 78 }, LVL_HIGH, 1050000, 6 },
|
||||
+ [17] = { { 1574400, HFPLL, 1, 82 }, LVL_HIGH, 1050000, 7 },
|
||||
+ [18] = { { 1651200, HFPLL, 1, 86 }, LVL_HIGH, 1050000, 7 },
|
||||
+ [19] = { { 1920000, HFPLL, 1, 100 }, LVL_HIGH, 1050000, 9 },
|
||||
+ { }
|
||||
+};
|
||||
static struct acpu_level acpu_freq_tbl_2g_pvs0[] __initdata = {
|
||||
{ 1, { 300000, PLL_0, 0, 0 }, L2(0), 815000, 73 },
|
||||
{ 0, { 345600, HFPLL, 2, 36 }, L2(1), 825000, 85 },
|
||||
@@ -743,6 +766,9 @@ static struct acpu_level acpu_freq_tbl_2p3g_pvs0[] __initdata = {
|
||||
{ 1, { 2572800, HFPLL, 1, 134 }, L2(19), 1160000, 784 },
|
||||
{ 1, { 2649600, HFPLL, 1, 138 }, L2(19), 1175000, 808 },
|
||||
{ 1, { 2726400, HFPLL, 1, 142 }, L2(19), 1195000, 831 },
|
||||
+ { 1, { 2803200, HFPLL, 1, 146 }, L2(19), 1195000, 854 },
|
||||
+ { 1, { 2880000, HFPLL, 1, 150 }, L2(19), 1195000, 876 },
|
||||
+ { 1, { 2956800, HFPLL, 1, 154 }, L2(19), 1195000, 897 },
|
||||
{ 0, { 0 } }
|
||||
};
|
||||
|
||||
@@ -780,6 +806,9 @@ static struct acpu_level acpu_freq_tbl_2p3g_pvs1[] __initdata = {
|
||||
{ 1, { 2572800, HFPLL, 1, 134 }, L2(19), 1135000, 784 },
|
||||
{ 1, { 2649600, HFPLL, 1, 138 }, L2(19), 1150000, 808 },
|
||||
{ 1, { 2726400, HFPLL, 1, 142 }, L2(19), 1165000, 831 },
|
||||
+ { 1, { 2803200, HFPLL, 1, 146 }, L2(19), 1180000, 854 },
|
||||
+ { 1, { 2880000, HFPLL, 1, 150 }, L2(19), 1195000, 876 },
|
||||
+ { 1, { 2956800, HFPLL, 1, 154 }, L2(19), 1195000, 897 },
|
||||
{ 0, { 0 } }
|
||||
};
|
||||
|
||||
@@ -817,6 +846,9 @@ static struct acpu_level acpu_freq_tbl_2p3g_pvs2[] __initdata = {
|
||||
{ 1, { 2572800, HFPLL, 1, 134 }, L2(19), 1110000, 784 },
|
||||
{ 1, { 2649600, HFPLL, 1, 138 }, L2(19), 1125000, 808 },
|
||||
{ 1, { 2726400, HFPLL, 1, 142 }, L2(19), 1140000, 831 },
|
||||
+ { 1, { 2803200, HFPLL, 1, 146 }, L2(19), 1165000, 854 },
|
||||
+ { 1, { 2880000, HFPLL, 1, 150 }, L2(19), 1180000, 876 },
|
||||
+ { 1, { 2956800, HFPLL, 1, 154 }, L2(19), 1195000, 897 },
|
||||
{ 0, { 0 } }
|
||||
};
|
||||
|
||||
@@ -854,6 +886,9 @@ static struct acpu_level acpu_freq_tbl_2p3g_pvs3[] __initdata = {
|
||||
{ 1, { 2572800, HFPLL, 1, 134 }, L2(19), 1085000, 784 },
|
||||
{ 1, { 2649600, HFPLL, 1, 138 }, L2(19), 1100000, 808 },
|
||||
{ 1, { 2726400, HFPLL, 1, 142 }, L2(19), 1115000, 831 },
|
||||
+ { 1, { 2803200, HFPLL, 1, 146 }, L2(19), 1130000, 854 },
|
||||
+ { 1, { 2880000, HFPLL, 1, 150 }, L2(19), 1145000, 876 },
|
||||
+ { 1, { 2956800, HFPLL, 1, 154 }, L2(19), 1160000, 897 },
|
||||
{ 0, { 0 } }
|
||||
};
|
||||
|
||||
@@ -891,6 +926,9 @@ static struct acpu_level acpu_freq_tbl_2p3g_pvs4[] __initdata = {
|
||||
{ 1, { 2572800, HFPLL, 1, 134 }, L2(19), 1060000, 784 },
|
||||
{ 1, { 2649600, HFPLL, 1, 138 }, L2(19), 1075000, 808 },
|
||||
{ 1, { 2726400, HFPLL, 1, 142 }, L2(19), 1090000, 831 },
|
||||
+ { 1, { 2803200, HFPLL, 1, 146 }, L2(19), 1105000, 854 },
|
||||
+ { 1, { 2880000, HFPLL, 1, 150 }, L2(19), 1120000, 876 },
|
||||
+ { 1, { 2956800, HFPLL, 1, 154 }, L2(19), 1135000, 897 },
|
||||
{ 0, { 0 } }
|
||||
};
|
||||
|
||||
@@ -928,6 +966,9 @@ static struct acpu_level acpu_freq_tbl_2p3g_pvs5[] __initdata = {
|
||||
{ 1, { 2572800, HFPLL, 1, 134 }, L2(19), 1035000, 784 },
|
||||
{ 1, { 2649600, HFPLL, 1, 138 }, L2(19), 1050000, 808 },
|
||||
{ 1, { 2726400, HFPLL, 1, 142 }, L2(19), 1065000, 831 },
|
||||
+ { 1, { 2803200, HFPLL, 1, 146 }, L2(19), 1080000, 854 },
|
||||
+ { 1, { 2880000, HFPLL, 1, 150 }, L2(19), 1095000, 876 },
|
||||
+ { 1, { 2956800, HFPLL, 1, 154 }, L2(19), 1110000, 897 },
|
||||
{ 0, { 0 } }
|
||||
};
|
||||
|
||||
@@ -965,6 +1006,9 @@ static struct acpu_level acpu_freq_tbl_2p3g_pvs6[] __initdata = {
|
||||
{ 1, { 2572800, HFPLL, 1, 134 }, L2(19), 1005000, 784 },
|
||||
{ 1, { 2649600, HFPLL, 1, 138 }, L2(19), 1020000, 808 },
|
||||
{ 1, { 2726400, HFPLL, 1, 142 }, L2(19), 1035000, 831 },
|
||||
+ { 1, { 2803200, HFPLL, 1, 146 }, L2(19), 1050000, 854 },
|
||||
+ { 1, { 2880000, HFPLL, 1, 150 }, L2(19), 1065000, 876 },
|
||||
+ { 1, { 2956800, HFPLL, 1, 154 }, L2(19), 1080000, 897 },
|
||||
{ 0, { 0 } }
|
||||
};
|
||||
|
||||
@@ -1036,6 +1080,8 @@ static int __init get_opt_level(char *l2_opt)
|
||||
opt_bin = 0;
|
||||
} else if (strcmp(l2_opt, "1") == 0) {
|
||||
opt_bin = 1;
|
||||
+ } else if (strcmp(l2_opt, "2") == 0) {
|
||||
+ opt_bin = 2;
|
||||
} else {
|
||||
opt_bin = 0;
|
||||
}
|
||||
@@ -1087,6 +1133,10 @@ static int __init acpuclk_8974_probe(struct platform_device *pdev)
|
||||
acpuclk_8974_params.l2_freq_tbl = l2_freq_tbl_v2_elementalx;
|
||||
acpuclk_8974_params.l2_freq_tbl_size = sizeof(l2_freq_tbl_v2_elementalx);
|
||||
}
|
||||
+ if (opt_bin == 2) {
|
||||
+ acpuclk_8974_params.l2_freq_tbl = l2_freq_tbl_v2_ultra;
|
||||
+ acpuclk_8974_params.l2_freq_tbl_size = sizeof(l2_freq_tbl_v2_ultra);
|
||||
+ }
|
||||
|
||||
return acpuclk_krait_init(&pdev->dev, &acpuclk_8974_params);
|
||||
}
|
||||
--
|
||||
2.9.3
|
||||
|
||||
|
|
@ -1,490 +0,0 @@
|
|||
From 0f5855241796b323b7a71b0c2f02df15b69fbbe1 Mon Sep 17 00:00:00 2001
|
||||
From: nguyenquangduc2000 <nguyenquangduc2000@gmail.com>
|
||||
Date: Thu, 7 Jul 2016 15:08:14 +0700
|
||||
Subject: [PATCH] Overclock 1.9Ghz/720Mhz
|
||||
|
||||
---
|
||||
arch/arm/boot/dts/qcom/msm8916-gpu.dtsi | 114 ++++++++++++++++++------
|
||||
arch/arm/boot/dts/qcom/msm8916-moto-common.dtsi | 36 +++++++-
|
||||
arch/arm/boot/dts/qcom/msm8916-regulator.dtsi | 27 +++---
|
||||
arch/arm/boot/dts/qcom/msm8916.dtsi | 40 +++++++--
|
||||
drivers/clk/qcom/clock-gcc-8916.c | 35 +++++---
|
||||
5 files changed, 195 insertions(+), 57 deletions(-)
|
||||
|
||||
diff --git a/arch/arm/boot/dts/qcom/msm8916-gpu.dtsi b/arch/arm/boot/dts/qcom/msm8916-gpu.dtsi
|
||||
index 84e183f..d9269d7 100644
|
||||
--- a/arch/arm/boot/dts/qcom/msm8916-gpu.dtsi
|
||||
+++ b/arch/arm/boot/dts/qcom/msm8916-gpu.dtsi
|
||||
@@ -27,9 +27,8 @@
|
||||
|
||||
qcom,chipid = <0x03000600>;
|
||||
|
||||
- qcom,initial-pwrlevel = <1>;
|
||||
-
|
||||
- /* Idle Timeout */
|
||||
+ qcom,initial-pwrlevel = <8>;
|
||||
+ /* Idle Timeout = msec */
|
||||
qcom,idle-timeout = <80>;
|
||||
qcom,strtstp-sleepwake;
|
||||
|
||||
@@ -82,30 +81,59 @@
|
||||
#size-cells = <0>;
|
||||
|
||||
compatible = "qcom,gpu-pwrlevels";
|
||||
+ qcom,gpu-pwrlevel@0 {
|
||||
+ reg = <0>;
|
||||
+ qcom,gpu-freq = <720000000>;
|
||||
+ qcom,bus-freq = <3>;
|
||||
+ };
|
||||
|
||||
- qcom,gpu-pwrlevel@0 {
|
||||
- reg = <0>;
|
||||
- qcom,gpu-freq = <400000000>;
|
||||
- qcom,bus-freq = <3>;
|
||||
- };
|
||||
+ qcom,gpu-pwrlevel@1 {
|
||||
+ reg = <1>;
|
||||
+ qcom,gpu-freq = <650000000>;
|
||||
+ qcom,bus-freq = <3>;
|
||||
+ };
|
||||
|
||||
- qcom,gpu-pwrlevel@1 {
|
||||
- reg = <1>;
|
||||
- qcom,gpu-freq = <310000000>;
|
||||
- qcom,bus-freq = <2>;
|
||||
- };
|
||||
+ qcom,gpu-pwrlevel@2 {
|
||||
+ reg = <2>;
|
||||
+ qcom,gpu-freq = <550000000>;
|
||||
+ qcom,bus-freq = <3>;
|
||||
+ };
|
||||
|
||||
- qcom,gpu-pwrlevel@2 {
|
||||
- reg = <2>;
|
||||
- qcom,gpu-freq = <200000000>;
|
||||
- qcom,bus-freq = <1>;
|
||||
- };
|
||||
+ qcom,gpu-pwrlevel@3 {
|
||||
+ reg = <3>;
|
||||
+ qcom,gpu-freq = <475000000>;
|
||||
+ qcom,bus-freq = <3>;
|
||||
+ };
|
||||
|
||||
- qcom,gpu-pwrlevel@3 {
|
||||
- reg = <3>;
|
||||
- qcom,gpu-freq = <19200000>;
|
||||
- qcom,bus-freq = <0>;
|
||||
- };
|
||||
+ qcom,gpu-pwrlevel@4 {
|
||||
+ reg = <4>;
|
||||
+ qcom,gpu-freq = <400000000>;
|
||||
+ qcom,bus-freq = <3>;
|
||||
+ };
|
||||
+
|
||||
+ qcom,gpu-pwrlevel@5 {
|
||||
+ reg = <5>;
|
||||
+ qcom,gpu-freq = <310000000>;
|
||||
+ qcom,bus-freq = <2>;
|
||||
+ };
|
||||
+
|
||||
+ qcom,gpu-pwrlevel@6 {
|
||||
+ reg = <6>;
|
||||
+ qcom,gpu-freq = <200000000>;
|
||||
+ qcom,bus-freq = <1>;
|
||||
+ };
|
||||
+
|
||||
+ qcom,gpu-pwrlevel@7 {
|
||||
+ reg = <7>;
|
||||
+ qcom,gpu-freq = <100000000>;
|
||||
+ qcom,bus-freq = <1>;
|
||||
+ };
|
||||
+
|
||||
+ qcom,gpu-pwrlevel@8 {
|
||||
+ reg = <8>;
|
||||
+ qcom,gpu-freq = <19200000>;
|
||||
+ qcom,bus-freq = <0>;
|
||||
+ };
|
||||
};
|
||||
/* Speed levels */
|
||||
qcom,gpu-speed-config@2 {
|
||||
@@ -129,24 +157,54 @@
|
||||
|
||||
qcom,gpu-pwrlevel@0 {
|
||||
reg = <0>;
|
||||
- qcom,gpu-freq = <465000000>;
|
||||
+ qcom,gpu-freq = <720000000>;
|
||||
qcom,bus-freq = <3>;
|
||||
};
|
||||
|
||||
qcom,gpu-pwrlevel@1 {
|
||||
reg = <1>;
|
||||
- qcom,gpu-freq = <310000000>;
|
||||
- qcom,bus-freq = <2>;
|
||||
+ qcom,gpu-freq = <650000000>;
|
||||
+ qcom,bus-freq = <3>;
|
||||
};
|
||||
|
||||
qcom,gpu-pwrlevel@2 {
|
||||
reg = <2>;
|
||||
- qcom,gpu-freq = <200000000>;
|
||||
- qcom,bus-freq = <1>;
|
||||
+ qcom,gpu-freq = <550000000>;
|
||||
+ qcom,bus-freq = <3>;
|
||||
};
|
||||
|
||||
qcom,gpu-pwrlevel@3 {
|
||||
reg = <3>;
|
||||
+ qcom,gpu-freq = <475000000>;
|
||||
+ qcom,bus-freq = <3>;
|
||||
+ };
|
||||
+
|
||||
+ qcom,gpu-pwrlevel@4 {
|
||||
+ reg = <4>;
|
||||
+ qcom,gpu-freq = <400000000>;
|
||||
+ qcom,bus-freq = <3>;
|
||||
+ };
|
||||
+
|
||||
+ qcom,gpu-pwrlevel@5 {
|
||||
+ reg = <5>;
|
||||
+ qcom,gpu-freq = <310000000>;
|
||||
+ qcom,bus-freq = <2>;
|
||||
+ };
|
||||
+
|
||||
+ qcom,gpu-pwrlevel@6 {
|
||||
+ reg = <6>;
|
||||
+ qcom,gpu-freq = <200000000>;
|
||||
+ qcom,bus-freq = <1>;
|
||||
+ };
|
||||
+
|
||||
+ qcom,gpu-pwrlevel@7 {
|
||||
+ reg = <7>;
|
||||
+ qcom,gpu-freq = <100000000>;
|
||||
+ qcom,bus-freq = <1>;
|
||||
+ };
|
||||
+
|
||||
+ qcom,gpu-pwrlevel@8 {
|
||||
+ reg = <8>;
|
||||
qcom,gpu-freq = <19200000>;
|
||||
qcom,bus-freq = <0>;
|
||||
};
|
||||
diff --git a/arch/arm/boot/dts/qcom/msm8916-moto-common.dtsi b/arch/arm/boot/dts/qcom/msm8916-moto-common.dtsi
|
||||
index 5ef1add..453531d 100644
|
||||
--- a/arch/arm/boot/dts/qcom/msm8916-moto-common.dtsi
|
||||
+++ b/arch/arm/boot/dts/qcom/msm8916-moto-common.dtsi
|
||||
@@ -30,7 +30,14 @@
|
||||
113830 //1094400 kHz
|
||||
128540 //1152000 kHz
|
||||
142800 //1209600 kHz
|
||||
- 157750>; //1363200 kHz
|
||||
+ 145520 //1248000 kHz
|
||||
+ 157750 //1363200 kHz
|
||||
+ 160470 //1401600 kHz
|
||||
+ 167270 //1497600 kHz
|
||||
+ 174070 //1593600 kHz
|
||||
+ 180870 //1689600 kHz
|
||||
+ 187670 //1785600 kHz
|
||||
+ 194570>; //1881600 kHz
|
||||
};
|
||||
CPU1: cpu@1 {
|
||||
current = < 23670 //200000 kHz
|
||||
@@ -41,7 +48,14 @@
|
||||
113830 //1094400 kHz
|
||||
128540 //1152000 kHz
|
||||
142800 //1209600 kHz
|
||||
- 157750>; //1363200 kHz
|
||||
+ 145520 //1248000 kHz
|
||||
+ 157750 //1363200 kHz
|
||||
+ 160470 //1401600 kHz
|
||||
+ 167270 //1497600 kHz
|
||||
+ 174070 //1593600 kHz
|
||||
+ 180870 //1689600 kHz
|
||||
+ 187670 //1785600 kHz
|
||||
+ 194570>; //1881600 kHz
|
||||
};
|
||||
CPU2: cpu@2 {
|
||||
current = < 23670 //200000 kHz
|
||||
@@ -52,7 +66,14 @@
|
||||
113830 //1094400 kHz
|
||||
128540 //1152000 kHz
|
||||
142800 //1209600 kHz
|
||||
- 157750>; //1363200 kHz
|
||||
+ 145520 //1248000 kHz
|
||||
+ 157750 //1363200 kHz
|
||||
+ 160470 //1401600 kHz
|
||||
+ 167270 //1497600 kHz
|
||||
+ 174070 //1593600 kHz
|
||||
+ 180870 //1689600 kHz
|
||||
+ 187670 //1785600 kHz
|
||||
+ 194570>; //1881600 kHz
|
||||
};
|
||||
CPU3: cpu@3 {
|
||||
current = < 23670 //200000 kHz
|
||||
@@ -63,7 +84,14 @@
|
||||
113830 //1094400 kHz
|
||||
128540 //1152000 kHz
|
||||
142800 //1209600 kHz
|
||||
- 157750>; //1363200 kHz
|
||||
+ 145520 //1248000 kHz
|
||||
+ 157750 //1363200 kHz
|
||||
+ 160470 //1401600 kHz
|
||||
+ 167270 //1497600 kHz
|
||||
+ 174070 //1593600 kHz
|
||||
+ 180870 //1689600 kHz
|
||||
+ 187670 //1785600 kHz
|
||||
+ 194570>; //1881600 kHz
|
||||
};
|
||||
};
|
||||
|
||||
diff --git a/arch/arm/boot/dts/qcom/msm8916-regulator.dtsi b/arch/arm/boot/dts/qcom/msm8916-regulator.dtsi
|
||||
index c456002..79de247 100644
|
||||
--- a/arch/arm/boot/dts/qcom/msm8916-regulator.dtsi
|
||||
+++ b/arch/arm/boot/dts/qcom/msm8916-regulator.dtsi
|
||||
@@ -17,8 +17,8 @@
|
||||
compatible = "qcom,spm-regulator";
|
||||
regulator-name = "8916_s2";
|
||||
reg = <0x1700 0x100>;
|
||||
- regulator-min-microvolt = <1050000>;
|
||||
- regulator-max-microvolt = <1350000>;
|
||||
+ regulator-min-microvolt = <1000000>;
|
||||
+ regulator-max-microvolt = <1385000>;
|
||||
};
|
||||
};
|
||||
};
|
||||
@@ -48,10 +48,10 @@
|
||||
regulator-name = "apc_corner";
|
||||
qcom,cpr-fuse-corners = <3>;
|
||||
regulator-min-microvolt = <1>;
|
||||
- regulator-max-microvolt = <9>;
|
||||
+ regulator-max-microvolt = <16>;
|
||||
|
||||
- qcom,cpr-voltage-ceiling = <1050000 1150000 1350000>;
|
||||
- qcom,cpr-voltage-floor = <1050000 1050000 1162500>;
|
||||
+ qcom,cpr-voltage-ceiling = <1000000 1150000 1385000>;
|
||||
+ qcom,cpr-voltage-floor = <1000000 1050000 1275000>;
|
||||
vdd-apc-supply = <&pm8916_s2>;
|
||||
|
||||
qcom,vdd-mx-corner-map = <4 5 7>;
|
||||
@@ -83,9 +83,9 @@
|
||||
<27 36 6 0>,
|
||||
<27 18 6 0>,
|
||||
<27 0 6 0>;
|
||||
- qcom,cpr-init-voltage-ref = <1050000 1150000 1350000>;
|
||||
+ qcom,cpr-init-voltage-ref = <1000000 1150000 1385000>;
|
||||
qcom,cpr-init-voltage-step = <10000>;
|
||||
- qcom,cpr-corner-map = <1 1 2 2 3 3 3 3 3>;
|
||||
+ qcom,cpr-corner-map = <1 1 2 2 3 3 3 3 3 3 3 3 3 3 3 3>;
|
||||
qcom,cpr-corner-frequency-map =
|
||||
<1 200000000>,
|
||||
<2 400000000>,
|
||||
@@ -95,13 +95,20 @@
|
||||
<6 1094400000>,
|
||||
<7 1152000000>,
|
||||
<8 1209600000>,
|
||||
- <9 1363200000>;
|
||||
+ <9 1248000000>,
|
||||
+ <10 1363200000>,
|
||||
+ <11 1401600000>,
|
||||
+ <12 1497600000>,
|
||||
+ <13 1593600000>,
|
||||
+ <14 1689600000>,
|
||||
+ <15 1785600000>,
|
||||
+ <16 1881600000>;
|
||||
qcom,speed-bin-fuse-sel = <1 34 3 0>;
|
||||
qcom,pvs-version-fuse-sel = <0 55 2 0>;
|
||||
qcom,cpr-speed-bin-max-corners =
|
||||
- <0 0 2 4 8>,
|
||||
+ <0 0 2 4 16>,
|
||||
<0 1 2 4 7>,
|
||||
- <2 0 2 4 9>;
|
||||
+ <2 0 2 4 16>;
|
||||
qcom,cpr-quot-adjust-scaling-factor-max = <650>;
|
||||
qcom,cpr-enable;
|
||||
};
|
||||
diff --git a/arch/arm/boot/dts/qcom/msm8916.dtsi b/arch/arm/boot/dts/qcom/msm8916.dtsi
|
||||
index 07c754a..b572220 100644
|
||||
--- a/arch/arm/boot/dts/qcom/msm8916.dtsi
|
||||
+++ b/arch/arm/boot/dts/qcom/msm8916.dtsi
|
||||
@@ -24,7 +24,7 @@
|
||||
interrupt-parent = <&intc>;
|
||||
|
||||
chosen {
|
||||
- bootargs = "sched_enable_hmp=1";
|
||||
+ bootargs = "boot_cpus=0,1,2,3 sched_enable_hmp=1";
|
||||
};
|
||||
|
||||
aliases {
|
||||
@@ -318,7 +318,15 @@
|
||||
< 998400000 5>,
|
||||
< 1094400000 6>,
|
||||
< 1152000000 7>,
|
||||
- < 1209600000 8>;
|
||||
+ < 1209600000 8>,
|
||||
+ < 1248000000 9>,
|
||||
+ < 1363200000 10>,
|
||||
+ < 1401600000 11>,
|
||||
+ < 1497600000 12>,
|
||||
+ < 1593600000 13>,
|
||||
+ < 1689600000 14>,
|
||||
+ < 1785600000 15>,
|
||||
+ < 1881600000 16>;
|
||||
|
||||
qcom,speed1-bin-v0 =
|
||||
< 0 0>,
|
||||
@@ -339,7 +347,15 @@
|
||||
< 998400000 5>,
|
||||
< 1094400000 6>,
|
||||
< 1152000000 7>,
|
||||
- < 1209600000 8>;
|
||||
+ < 1209600000 8>,
|
||||
+ < 1248000000 9>,
|
||||
+ < 1363200000 10>,
|
||||
+ < 1401600000 11>,
|
||||
+ < 1497600000 12>,
|
||||
+ < 1593600000 13>,
|
||||
+ < 1689600000 14>,
|
||||
+ < 1785600000 15>,
|
||||
+ < 1881600000 16>;
|
||||
|
||||
qcom,speed2-bin-v1 =
|
||||
< 0 0>,
|
||||
@@ -351,7 +367,14 @@
|
||||
< 1094400000 6>,
|
||||
< 1152000000 7>,
|
||||
< 1209600000 8>,
|
||||
- < 1363200000 9>;
|
||||
+ < 1248000000 9>,
|
||||
+ < 1363200000 10>,
|
||||
+ < 1401600000 11>,
|
||||
+ < 1497600000 12>,
|
||||
+ < 1593600000 13>,
|
||||
+ < 1689600000 14>,
|
||||
+ < 1785600000 15>,
|
||||
+ < 1881600000 16>;
|
||||
};
|
||||
|
||||
cpubw: qcom,cpubw {
|
||||
@@ -396,7 +419,14 @@
|
||||
< 1094400 >,
|
||||
< 1152000 >,
|
||||
< 1209600 >,
|
||||
- < 1363200 >;
|
||||
+ < 1248000 >,
|
||||
+ < 1363200 >,
|
||||
+ < 1401600 >,
|
||||
+ < 1497600 >,
|
||||
+ < 1593600 >,
|
||||
+ < 1689600 >,
|
||||
+ < 1785600 >,
|
||||
+ < 1881600 >;
|
||||
};
|
||||
|
||||
qcom,sps {
|
||||
diff --git a/drivers/clk/qcom/clock-gcc-8916.c b/drivers/clk/qcom/clock-gcc-8916.c
|
||||
index 7ed59c1..c7e4fe94 100644
|
||||
--- a/drivers/clk/qcom/clock-gcc-8916.c
|
||||
+++ b/drivers/clk/qcom/clock-gcc-8916.c
|
||||
@@ -348,6 +348,11 @@ static struct pll_freq_tbl apcs_pll_freq[] = {
|
||||
F_APCS_PLL(1248000000, 65, 0x0, 0x1, 0x0, 0x0, 0x0),
|
||||
F_APCS_PLL(1363200000, 71, 0x0, 0x1, 0x0, 0x0, 0x0),
|
||||
F_APCS_PLL(1401600000, 73, 0x0, 0x1, 0x0, 0x0, 0x0),
|
||||
+ F_APCS_PLL(1497600000, 78, 0x0, 0x1, 0x0, 0x0, 0x0),
|
||||
+ F_APCS_PLL(1593600000, 83, 0x0, 0x1, 0x0, 0x0, 0x0),
|
||||
+ F_APCS_PLL(1689600000, 88, 0x0, 0x1, 0x0, 0x0, 0x0),
|
||||
+ F_APCS_PLL(1785600000, 93, 0x0, 0x1, 0x0, 0x0, 0x0),
|
||||
+ F_APCS_PLL(1881600000, 98, 0x0, 0x1, 0x0, 0x0, 0x0),
|
||||
PLL_F_END
|
||||
};
|
||||
|
||||
@@ -551,7 +556,10 @@ static struct clk_freq_tbl ftbl_gcc_camss_vfe0_clk[] = {
|
||||
F( 266670000, gpll0, 3, 0, 0),
|
||||
F( 320000000, gpll0, 2.5, 0, 0),
|
||||
F( 400000000, gpll0, 2, 0, 0),
|
||||
- F( 465000000, gpll2, 2, 0, 0),
|
||||
+ F( 475000000, gpll2, 2, 0, 0),
|
||||
+ F( 550000000, gpll2, 2, 0, 0),
|
||||
+ F( 650000000, gpll2, 2, 0, 0),
|
||||
+ F( 720000000, gpll2, 2, 0, 0),
|
||||
F_END
|
||||
};
|
||||
|
||||
@@ -565,12 +573,12 @@ static struct rcg_clk vfe0_clk_src = {
|
||||
.dbg_name = "vfe0_clk_src",
|
||||
.ops = &clk_ops_rcg,
|
||||
VDD_DIG_FMAX_MAP3(LOW, 160000000, NOMINAL, 320000000, HIGH,
|
||||
- 465000000),
|
||||
+ 720000000),
|
||||
CLK_INIT(vfe0_clk_src.c),
|
||||
},
|
||||
};
|
||||
|
||||
-static struct clk_freq_tbl ftbl_gcc_oxili_gfx3d_465_clk[] = {
|
||||
+static struct clk_freq_tbl ftbl_gcc_oxili_gfx3d_720_clk[] = {
|
||||
F( 19200000, xo, 1, 0, 0),
|
||||
F( 50000000, gpll0_aux, 16, 0, 0),
|
||||
F( 80000000, gpll0_aux, 10, 0, 0),
|
||||
@@ -582,7 +590,10 @@ static struct clk_freq_tbl ftbl_gcc_oxili_gfx3d_465_clk[] = {
|
||||
F( 294912000, gpll1, 3, 0, 0),
|
||||
F( 310000000, gpll2, 3, 0, 0),
|
||||
F( 400000000, gpll0_aux, 2, 0, 0),
|
||||
- F( 465000000, gpll2, 2, 0, 0),
|
||||
+ F( 475000000, gpll2, 2, 0, 0),
|
||||
+ F( 550000000, gpll2, 2, 0, 0),
|
||||
+ F( 650000000, gpll2, 2, 0, 0),
|
||||
+ F( 720000000, gpll2, 2, 0, 0),
|
||||
F_END
|
||||
};
|
||||
|
||||
@@ -598,6 +609,10 @@ static struct clk_freq_tbl ftbl_gcc_oxili_gfx3d_clk[] = {
|
||||
F( 294912000, gpll1, 3, 0, 0),
|
||||
F( 310000000, gpll2, 3, 0, 0),
|
||||
F( 400000000, gpll0_aux, 2, 0, 0),
|
||||
+ F( 475000000, gpll2, 2, 0, 0),
|
||||
+ F( 550000000, gpll2, 2, 0, 0),
|
||||
+ F( 650000000, gpll2, 2, 0, 0),
|
||||
+ F( 720000000, gpll2, 2, 0, 0),
|
||||
F_END
|
||||
};
|
||||
|
||||
@@ -610,8 +625,8 @@ static struct rcg_clk gfx3d_clk_src = {
|
||||
.c = {
|
||||
.dbg_name = "gfx3d_clk_src",
|
||||
.ops = &clk_ops_rcg,
|
||||
- VDD_DIG_FMAX_MAP3(LOW, 200000000, NOMINAL, 310000000, HIGH,
|
||||
- 400000000),
|
||||
+ VDD_DIG_FMAX_MAP3(LOW, 100000000, NOMINAL, 310000000, HIGH,
|
||||
+ 720000000),
|
||||
CLK_INIT(gfx3d_clk_src.c),
|
||||
},
|
||||
};
|
||||
@@ -995,7 +1010,7 @@ static struct rcg_clk csi1phytimer_clk_src = {
|
||||
static struct clk_freq_tbl ftbl_gcc_camss_cpp_clk[] = {
|
||||
F( 160000000, gpll0, 5, 0, 0),
|
||||
F( 320000000, gpll0, 2.5, 0, 0),
|
||||
- F( 465000000, gpll2, 2, 0, 0),
|
||||
+ F( 720000000, gpll2, 2, 0, 0),
|
||||
F_END
|
||||
};
|
||||
|
||||
@@ -1009,7 +1024,7 @@ static struct rcg_clk cpp_clk_src = {
|
||||
.dbg_name = "cpp_clk_src",
|
||||
.ops = &clk_ops_rcg,
|
||||
VDD_DIG_FMAX_MAP3(LOW, 160000000, NOMINAL, 320000000, HIGH,
|
||||
- 465000000),
|
||||
+ 720000000),
|
||||
CLK_INIT(cpp_clk_src.c),
|
||||
},
|
||||
};
|
||||
@@ -2798,8 +2813,8 @@ static void gcc_gfx3d_fmax(struct platform_device *pdev)
|
||||
pr_info("%s, Version: %d, bin: %d\n", __func__, version,
|
||||
bin);
|
||||
|
||||
- gfx3d_clk_src.c.fmax[VDD_DIG_HIGH] = 465000000;
|
||||
- gfx3d_clk_src.freq_tbl = ftbl_gcc_oxili_gfx3d_465_clk;
|
||||
+ gfx3d_clk_src.c.fmax[VDD_DIG_HIGH] = 720000000;
|
||||
+ gfx3d_clk_src.freq_tbl = ftbl_gcc_oxili_gfx3d_720_clk;
|
||||
}
|
||||
|
||||
static int msm_gcc_probe(struct platform_device *pdev)
|
||||
--
|
||||
2.9.3
|
||||
|
||||
|
|
@ -393,7 +393,7 @@ export -f deblobVendor;
|
|||
#
|
||||
find build -name "*.mk" -type f -exec bash -c 'awk -i inplace "!/$makes/" "$0"' {} \; #Deblob all makefiles
|
||||
find device -maxdepth 2 -mindepth 2 -type d -exec bash -c 'deblobDevice "$0"' {} \; #Deblob all device directories
|
||||
find device -maxdepth 3 -mindepth 2 -type d -exec bash -c 'deblobSepolicy "$0"' {} \; #Deblob all device sepolicy directories
|
||||
#find device -maxdepth 3 -mindepth 2 -type d -exec bash -c 'deblobSepolicy "$0"' {} \; #Deblob all device sepolicy directories XXX: Breaks builds when other sepolicy files reference deleted ones
|
||||
#find kernel -maxdepth 2 -mindepth 2 -type d -exec bash -c 'deblobKernel "$0"' {} \; #Deblob all kernel directories
|
||||
find vendor -name "*vendor*.mk" -type f -exec bash -c 'deblobVendor "$0"' {} \; #Deblob all makefiles
|
||||
deblobVendors; #Deblob entire vendor directory
|
||||
|
|
|
|||
|
|
@ -18,7 +18,7 @@
|
|||
#Last verified: 2018-04-27
|
||||
|
||||
patchAllKernels() {
|
||||
startPatcher "kernel_amazon_hdx-common kernel_asus_grouper kernel_asus_msm8916 kernel_fairphone_msm8974 kernel_htc_msm8994 kernel_lge_hammerhead kernel_lge_msm8992 kernel_lge_msm8996 kernel_motorola_msm8916 kernel_motorola_msm8992 kernel_samsung_jf kernel_samsung_msm8974 kernel_samsung_smdk4412 kernel_samsung_universal8890";
|
||||
startPatcher "kernel_amazon_hdx-common kernel_asus_grouper kernel_asus_msm8916 kernel_fairphone_msm8974 kernel_google_marlin kernel_google_msm kernel_huawei_angler kernel_htc_msm8974 kernel_htc_msm8994 kernel_lge_bullhead kernel_lge_g3 kernel_lge_hammerhead kernel_lge_msm8974 kernel_lge_msm8992 kernel_lge_msm8996 kernel_motorola_msm8916 kernel_motorola_msm8992 kernel_motorola_msm8996 kernel_oneplus_msm8974 kernel_nextbit_msm8992 kernel_samsung_jf kernel_samsung_msm8974 kernel_samsung_smdk4412 kernel_samsung_universal8890";
|
||||
}
|
||||
export -f patchAllKernels;
|
||||
|
||||
|
|
@ -53,17 +53,32 @@ buildAll() {
|
|||
#TODO: Add victara, athene, us997, us996, pme, t0lte, hlte
|
||||
brunch lineage_thor-userdebug; #deprecated
|
||||
brunch lineage_clark-user;
|
||||
|
||||
#brunch lineage_angler-user; #superseded
|
||||
#brunch lineage_bullhead-user; #superseded
|
||||
#brunch lineage_bacon-user; #superseded
|
||||
brunch lineage_d802-user; #superseded, but broken
|
||||
#brunch lineage_d852-user; #superseded
|
||||
brunch lineage_d855-user; #superseded, but broken
|
||||
#brunch lineage_ether-user; #superseded
|
||||
#brunch lineage_flo-user; #superseded
|
||||
#brunch lineage_flounder-user; #superseded
|
||||
brunch lineage_FP2-user;
|
||||
#brunch lineage_griffin-user; #superseded
|
||||
#brunch lineage_grouper-user; #builds, but requires out-of-tree blobs
|
||||
brunch lineage_h815-user; #deprecated (UPSTREAM) drivers/input/touchscreen/DS5/RefCode_CustomerImplementation.c:147:1: warning: the frame size of 2064 bytes is larger than 2048 bytes
|
||||
brunch lineage_h850-userdebug;
|
||||
brunch lineage_hammerhead-user;
|
||||
#brunch lineage_h850-userdebug; #superseded
|
||||
#brunch lineage_hammerhead-user; #superseded
|
||||
brunch lineage_herolte-user;
|
||||
brunch lineage_himaul-user; #deprecated
|
||||
brunch lineage_i9100-userdebug;
|
||||
brunch lineage_i9305-user; #deprecated?
|
||||
brunch lineage_jfltexx-user;
|
||||
brunch lineage_klte-user;
|
||||
#brunch lineage_klte-user; #superseded
|
||||
#brunch lineage_m8-user; #superseded
|
||||
#brunch lineage_marlin-user; #superseded
|
||||
#brunch lineage_sailfish-user; #superseded
|
||||
#brunch lineage_shamu-user; #superseded
|
||||
brunch lineage_n5110-user;
|
||||
brunch lineage_osprey-user;
|
||||
brunch lineage_Z00T-user;
|
||||
|
|
|
|||
|
|
@ -21,23 +21,45 @@
|
|||
echo "Applying overclocks...";
|
||||
|
||||
enter "kernel/amazon/hdx-common";
|
||||
patch -p1 < "$patches/android_kernel_amazon_hdx-common/0001-Overclock.patch"; #300MHz -> 268MHz, 2.26GHz -> 2.41GHz =+0.60GHz
|
||||
patch -p1 < "$patches/android_kernel_amazon_hdx-common/0002-Overclock.patch";
|
||||
patch -p1 < "$patches/android_kernel_amazon_hdx-common/0003-Overclock.patch";
|
||||
patch -p1 < "$patches/android_kernel_amazon_hdx-common/0004-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_amazon_hdx-common/0001-Overclock.patch"; #300MHz -> 268MHz, 2.26GHz -> 2.41GHz =+0.60GHz
|
||||
patch -p1 < "$overclocks/android_kernel_amazon_hdx-common/0002-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_amazon_hdx-common/0003-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_amazon_hdx-common/0004-Overclock.patch";
|
||||
|
||||
enter "kernel/asus/grouper";
|
||||
patch -p1 < "$patches/android_kernel_asus_grouper/0001-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_asus_grouper/0001-Overclock.patch";
|
||||
echo "CONFIG_TEGRA_CPU_OVERCLOCK=y" >> arch/arm/configs/grouper_defconfig; #1.30GHz -> 1.50GHz =+0.80GHz
|
||||
echo "CONFIG_TEGRA_CPU_OVERCLOCK_ULTIMATE" >> arch/arm/configs/grouper_defconfig; #1.30GHz -> 1.60GHz =+1.20GHz
|
||||
echo "CONFIG_TEGRA_GPU_OVERCLOCK=y" >> arch/arm/configs/grouper_defconfig; #416MHz 520MHz
|
||||
echo "CONFIG_TEGRA_GAMING_FIX=y" >> arch/arm/configs/grouper_defconfig;
|
||||
|
||||
enter "kernel/huawei/angler";
|
||||
patch -p1 < "$overclocks/android_kernel_huawei_angler/0001-Overclock.patch";
|
||||
|
||||
enter "kernel/lge/g3";
|
||||
patch -p1 < "$overclocks/android_kernel_lge_g3/0001-Overclock.patch"; #2.45GHz -> 2.76GHz =+1.24GHz
|
||||
patch -p1 < "$overclocks/android_kernel_lge_g3/0002-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_lge_g3/0003-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_lge_g3/0004-Overclock.patch";
|
||||
|
||||
enter "kernel/lge/hammerhead";
|
||||
patch -p1 < "$patches/android_kernel_lge_hammerhead/0001-Overclock.patch"; #2.26GHz -> 2.95GHz =+2.76GHz XXX: Untested!
|
||||
patch -p1 < "$overclocks/android_kernel_lge_hammerhead/0001-Overclock.patch"; #2.26GHz -> 2.95GHz =+2.76GHz XXX: Untested!
|
||||
|
||||
enter "kernel/lge/mako";
|
||||
patch -p1 < "$overclocks/android_kernel_lge_mako/0001-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_lge_mako/0002-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_lge_mako/0003-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_lge_mako/0004-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_lge_mako/0005-Overclock.patch";
|
||||
echo "CONFIG_LOW_CPUCLOCKS=y" >> arch/arm/configs/lineageos_mako_defconfig; #384MHz -> 81MHz
|
||||
echo "CONFIG_CPU_OVERCLOCK=y" >> arch/arm/configs/lineageos_mako_defconfig; #1.51GHz -> 1.70GHz =+0.90GHz
|
||||
#echo "CPU_OVERCLOCK_ULTRA=y" >> arch/arm/configs/lineageos_mako_defconfig; #1.51GHz -> 1.94GHz =+1.72GHz XXX: Causes excessive throttling
|
||||
|
||||
enter "kernel/motorola/msm8916";
|
||||
patch -p1 < "$patches/android_kernel_motorola_msm8916/0001-Overclock.patch"; #1.36GHz -> 1.88GHz =+ 2.07GHz
|
||||
patch -p1 < "$overclocks/android_kernel_motorola_msm8916/0001-Overclock.patch"; #1.36GHz -> 1.88GHz =+ 2.07GHz
|
||||
|
||||
enter "kernel/oneplus/msm8974";
|
||||
patch -p1 < "$overclocks/android_kernel_oppo_msm8974/0001-OverUnderClock-EXTREME.patch"; #300MHz -> 268MHz, 2.45GHz -> 2.95GHz =+2.02GHz XXX: Not 100% stable under intense workloads
|
||||
|
||||
cd "$base";
|
||||
echo "Overclocks applied!";
|
||||
|
|
|
|||
|
|
@ -238,6 +238,12 @@ enterAndClear "device/motorola/clark";
|
|||
sed -i 's/0xA04D/0xA04D|0xA052/' board-info.txt; #Allow installing on Nougat bootloader, assume the user is running the correct modem
|
||||
rm board-info.txt; #Never restrict installation
|
||||
|
||||
enterAndClear "device/lge/mako";
|
||||
patch -p1 < "$patchesCommon/android_device_lge_mako/0001-Enable_LTE.patch";
|
||||
|
||||
enterAndClear "device/oneplus/bacon";
|
||||
sed -i "s/TZ.BF.2.0-2.0.0134/TZ.BF.2.0-2.0.0134|TZ.BF.2.0-2.0.0137/" board-info.txt; #Suport new TZ firmware https://review.lineageos.org/#/c/178999/
|
||||
|
||||
#Make changes to all devices
|
||||
cd "$base";
|
||||
find "device" -maxdepth 2 -mindepth 2 -type d -exec bash -c 'enhanceLocation "$0"' {} \;
|
||||
|
|
@ -249,6 +255,7 @@ cd "$base";
|
|||
|
||||
#Fixes
|
||||
#Fix broken options enabled by hardenDefconfig()
|
||||
sed -i "s/CONFIG_DEBUG_RODATA=y/# CONFIG_DEBUG_RODATA is not set/" kernel/google/msm/arch/arm/configs/lineageos_*_defconfig; #Breaks on compile
|
||||
sed -i "s/CONFIG_STRICT_MEMORY_RWX=y/# CONFIG_STRICT_MEMORY_RWX is not set/" kernel/lge/msm8996/arch/arm64/configs/lineageos_*_defconfig; #Breaks on compile
|
||||
#
|
||||
#END OF DEVICE CHANGES
|
||||
|
|
|
|||
|
|
@ -64,8 +64,8 @@ buildAll() {
|
|||
brunch lineage_h850-userdebug;
|
||||
brunch lineage_hammerhead-user;
|
||||
brunch lineage_klte-user;
|
||||
brunch lineage_marlin-user;
|
||||
brunch lineage_m8-user;
|
||||
brunch lineage_marlin-user;
|
||||
brunch lineage_sailfish-user;
|
||||
brunch lineage_shamu-user;
|
||||
}
|
||||
|
|
|
|||
|
|
@ -21,32 +21,29 @@
|
|||
echo "Applying overclocks...";
|
||||
|
||||
enter "kernel/huawei/angler";
|
||||
patch -p1 < "$patches/android_kernel_huawei_angler/0001-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_huawei_angler/0001-Overclock.patch";
|
||||
|
||||
enter "kernel/lge/g3";
|
||||
patch -p1 < "$patches/android_kernel_lge_g3/0001-Overclock.patch"; #2.45GHz -> 2.76GHz =+1.24GHz
|
||||
patch -p1 < "$patches/android_kernel_lge_g3/0002-Overclock.patch";
|
||||
patch -p1 < "$patches/android_kernel_lge_g3/0003-Overclock.patch";
|
||||
patch -p1 < "$patches/android_kernel_lge_g3/0004-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_lge_g3/0001-Overclock.patch"; #2.45GHz -> 2.76GHz =+1.24GHz
|
||||
patch -p1 < "$overclocks/android_kernel_lge_g3/0002-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_lge_g3/0003-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_lge_g3/0004-Overclock.patch";
|
||||
|
||||
enter "kernel/lge/hammerhead";
|
||||
patch -p1 < "$patches/android_kernel_lge_hammerhead/0001-Overclock.patch"; #2.26GHz -> 2.95GHz =+2.76GHz XXX: Untested!
|
||||
patch -p1 < "$overclocks/android_kernel_lge_hammerhead/0001-Overclock.patch"; #2.26GHz -> 2.95GHz =+2.76GHz XXX: Untested!
|
||||
|
||||
enter "kernel/lge/mako";
|
||||
patch -p1 < "$patches/android_kernel_lge_mako/0001-Overclock.patch";
|
||||
patch -p1 < "$patches/android_kernel_lge_mako/0002-Overclock.patch";
|
||||
patch -p1 < "$patches/android_kernel_lge_mako/0003-Overclock.patch";
|
||||
patch -p1 < "$patches/android_kernel_lge_mako/0004-Overclock.patch";
|
||||
patch -p1 < "$patches/android_kernel_lge_mako/0005-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_lge_mako/0001-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_lge_mako/0002-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_lge_mako/0003-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_lge_mako/0004-Overclock.patch";
|
||||
patch -p1 < "$overclocks/android_kernel_lge_mako/0005-Overclock.patch";
|
||||
echo "CONFIG_LOW_CPUCLOCKS=y" >> arch/arm/configs/lineageos_mako_defconfig; #384MHz -> 81MHz
|
||||
echo "CONFIG_CPU_OVERCLOCK=y" >> arch/arm/configs/lineageos_mako_defconfig; #1.51GHz -> 1.70GHz =+0.90GHz
|
||||
#echo "CPU_OVERCLOCK_ULTRA=y" >> arch/arm/configs/lineageos_mako_defconfig; #1.51GHz -> 1.94GHz =+1.72GHz XXX: Causes excessive throttling
|
||||
|
||||
#enter "kernel/motorola/msm8916";
|
||||
#patch -p1 < "$patches/android_kernel_motorola_msm8916/0001-Overclock.patch"; #1.36GHz -> 1.88GHz =+ 2.07GHz
|
||||
|
||||
enter "kernel/oppo/msm8974";
|
||||
patch -p1 < "$patches/android_kernel_oppo_msm8974/0001-OverUnderClock-EXTREME.patch"; #300MHz -> 268MHz, 2.45GHz -> 2.95GHz =+2.02GHz XXX: Not 100% stable under intense workloads
|
||||
patch -p1 < "$overclocks/android_kernel_oppo_msm8974/0001-OverUnderClock-EXTREME.patch"; #300MHz -> 268MHz, 2.45GHz -> 2.95GHz =+2.02GHz XXX: Not 100% stable under intense workloads
|
||||
|
||||
cd "$base";
|
||||
echo "Overclocks applied!";
|
||||
|
|
|
|||
|
|
@ -231,7 +231,7 @@ echo "/dev/block/platform/msm_sdcc\.1/by-name/pad u:object_r:misc_block_devi
|
|||
enterAndClear "device/lge/mako";
|
||||
cp "$patches/android_device_lge_mako/proprietary-blobs.txt" proprietary-blobs.txt; #update that? nah
|
||||
echo "allow kickstart usbfs:dir search;" >> sepolicy/kickstart.te; #Fix forceencrypt on first boot
|
||||
patch -p1 < "$patches/android_device_lge_mako/0001-Enable_LTE.patch";
|
||||
patch -p1 < "$patchesCommon/android_device_lge_mako/0001-Enable_LTE.patch";
|
||||
|
||||
enterAndClear "device/oppo/msm8974-common";
|
||||
sed -i "s/TZ.BF.2.0-2.0.0134/TZ.BF.2.0-2.0.0134|TZ.BF.2.0-2.0.0137/" board-info.txt; #Suport new TZ firmware https://review.lineageos.org/#/c/178999/
|
||||
|
|
|
|||
|
|
@ -61,6 +61,7 @@ fi;
|
|||
export prebuiltApps=$androidWorkspace"PrebuiltApps/";
|
||||
export patchesCommon=$androidWorkspace"Patches/Common/";
|
||||
export patches=$androidWorkspace"Patches/$BUILD_WORKING_DIR/";
|
||||
export overclocks=$androidWorkspace"Patches/Overclocks/";
|
||||
export cvePatchesLinux=$androidWorkspace"Patches/Linux/";
|
||||
export cvePatchesAndroid=$androidWorkspace"Patches/Android/";
|
||||
export dosWallpapers=$androidWorkspace"Patches/Wallpapers/";
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user